KNOWLEDGEINSTITUTEOFTECHNOLOGY

(An Autonomous Institution)

Approved by AICTE, Affiliated to Anna University, Chennai. Accredited by NBA (CSE,ECE,EEE&MECH), Accredited by NAAC with "A" Grade KIOT Campus, Kakapalayam (PO), Salem – 637 504, Tamil Nadu, India.



M.E.Regulations2023

M.E.-VLSI DESIGN

Curriculum and Syllabi

(For the Students Admitted from the Academic Year 2023 – 24 Onwards)



KNOWLEDGE INSTITUTE OF TECHNOLOGY(AUTONOMOUS), SALEM -637504

Approved by AICTE, Affiliated to Anna University,

Accredited by NAAC and NBA (B.E.:Mech., ECE, EEE&CSE)

Website:www.kiot.ac.in

TABLE OF CONTENTS

S.NO	CONTENTS	PAGE NO.			
1	VISION, MISSION, PEOs	be i	1		
2	POs and PSOs	25	2		
3	SEMESTER WISE CREDIT DISTRIBUTION AND NOMENCLATURE	E	3 - 7		
4	SEMESTER - I - II	1	8 - 32		
5	AUDIT COURSES		34 - 41		

M.E.REGULATIONS2023 (R2023)

CHOICEBASEDCREDITSYSTEMANDOUTCOMEBASEDEDUCATION

M.E. VLSI DESIGN

VISION OF THE INSTITUTE

To be a world class institution to impart value and need based professional education to the aspiring youth and carving them into disciplined world class professional who have the quest for excellence, achievement orientation and social responsibilities.

MISSI	MISSIONOFTHEINSTITUTE								
A	To promote academic growth by offering state-of-art under graduate, post graduate, and doctoral programs and to generate new knowledge by engaging in cutting – edge research								
В	To nurture talent, innovation, entrepreneurship, all-round personality, and value system among the students and to foster competitiveness among students								
С	To undertake collaborative projects which offer opportunities for long-term interaction with academia and industry								
D	To pursue global standards of excellence in all our endeavors namely teaching, research, consultancy, continuing education and support functions								

VISIONOFTHEDEPARTMENT

To produce competent Electronics and Communication Engineers by imparting quality education to meet the industry requirements and for serving the societal needs

MISSIONOFTHEDEPARTMENT									
M1	To develop appropriate facilities for promoting research activities								
M2	To inculcate leadership qualities among students for self and societal growth								
М3	To nurture students on emerging technologies for serving industry needs through industry								
	institute interface								
M4	To enrich teaching learning process by transforming young minds to be resourceful								
	engineers								

PROGRA	PROGRAMEDUCATIONALOBJECTIVES(PEOs)								
PEO1	To critically analyze and understand the principles involved in the designing and testing of electronic circuits relevant to industry and society.								
PEO2	To appreciate the concepts in the working of electronic circuits								
PEO3	To take up socially relevant and challenging projects and to provide Innovative solutions through research for the benefit of the society with latest hardware & software related to VLSI and also to develop the capacity to protect Intellectual Property.								
PEO4	To Progress and Develop with Ethics and Communicate effectively.								
PEO5	To become entrepreneurs to develop indigenous solutions								

PROGR	AMOUTCOMES(POs)
P01	An ability to independently carry out research/investigation and development work to solve practical problems
PO2	An ability to write and present a substantial technical report/document
PO3	Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program
P04	Understand the fundamentals involved in the Designing and Testing of electronic circuits in the VLSI domain.
P05	Provide solutions through research to socially relevant issues for modern Electronic Design Automation (EDA) tools with knowledge, techniques, skills and for the benefit of the society
P06	Interact effectively with the technical experts in industry

PROGRAM SPECIFICOUTCOMES(PSOs)								
	Upon completion of the Post Graduate Engineering program in VLSI Design							
PS01	Students will be able to demonstrate advanced proficiency in designing and optimizing VLSI circuits, applying their knowledge to create efficient, high-performance electronic systems							
PSO3	Students will exhibit a deep understanding of emerging trends and technologies in VLSI design, enabling them to contribute for research and development in the field							

Beyond Knowledge

	KNOWLEDGEINSTITUTEOFTECHNOLOGY(AUTONOMOUS), SALEM-637504											
	M.E. VLSI DESIGN									Version:1.0		
	Courses of Study and Scheme of Assessment (Regulations2023)								Date	:09.09	.23	
SI.	Course			Ре	riods	/ Wee	ek		Max	imum	Marks	
No.	Code	Course little	CAT	СР	L	т	Р	С	IA	ESE	Total	
		SE	MESTE	RI								
-	THEORY			Name and								
1	ME23MA102	Graph Theory and Optimization Techniques	UFCE	4	3	1	0	4	40	60	100	
2	ME23RM201	Research Methodology and IPR	RM	3	3	0	0	3	40	60	100	
3	ME23VL301	Analog IC Design	PC	3	З	0	0	3	40	60	100	
4	ME23VL302	Digital CMOS VLSI Design	PC	3	3	0	0	3	40	60	100	
5	ME23VL303	Advanced Digital System Design	PC	3	3		0	3	40	60	100	
6	ME23VL304	RFIC Design	PC	3	3	0	0	3	40	60	100	
7	ME23VL801	Technical Seminar / Case study presentation	РТ	2	0		2	1	100	-	100	
8	ME23VL7XX	Audit Course – I	AC	2	2	0	0	0	100	-	100	
	PRACTICAL			/			•		•		•	
8	ME23VL305	FPGA Laboratory	PC	4	0	0	4	2	60	40	100	
9	ME23VL306	Analog IC Design Laboratory	PC	4	0	0	4	2	60	40	100	
	Total 29 18 1 10 24 480 420 900											
	Bound Knowledge											

SEMESTER II												
SI.	Course		Periods / Week						Maximum Marks			
No.	Code	Course little	CAT	СР	L	Т	Ρ	С	IA	ESE	Total	
THE	ORY											
1	ME23VL307	Design for Verification using UVM	PC	3	3	0	0	3	40	60	100	
2	ME23VL308	Low Power VLSI Design	PC	3	3	0	0	3	40	60	100	
3	ME23VL309	VLSI Testing	PC	3	3	0	0	3	40	60	100	
4	ME23VL4XX	Professional Elective –Sem II	PE	3	3	0	0	3	40	60	100	
5	ME23VL4XX	Professional Elective –Sem II	PE	3	3	0	0	3	40	60	100	
6	ME23VL5XX	Open Elective - I	OE	3	3	0	0	3	40	60	100	
7	ME23VL702	Universal Human Values and Professional Ethics	MC	3	3	0	0	3	40	60	100	
8	ME23VL7XX	Audit Course – II*	AC	2	2	0	0	0	100	-	100	
PRA	CTICAL											
9	ME23VL310	Verification using UVM Laboratory	PC	4	0	0	4	2	60	40	100	
EMP	EMPLOYABILITY ENHANCEMENT											
10	ME23VL801	Research Paper Review and presentation	PT	2	0	0	2	1	60	40	100	
		Total		27	21	0	6	24	400	500	900	

SEMESTER III

SI.	Course		Periods / Week							Maximum Marks			
No.	Code	Course litle	САТ	СР	L	т	Ρ	С	IA	ESE	Total		
THE	ORY												
1	ME23VL311	VLSI Signal Processing	PC	3	3	0	0	3	40	60	100		
2	ME23VL4XX	Professional Elective – Sem III	PE	3	3	0	0	3	40	60	100		
3	ME23VL4XX	Professional Elective – Sem III	PE	3	3	0	0	3	40	60	100		
4	ME23VL5XX	Open Elective - II	OE	3	3	0	0	3	40	60	100		
PRA	CTICAL												
5	ME23VL601	Project Work - I	PW	12	0	0	12	6	60	40	100		
		Total		24	12	0	12	18	220	280	500		
		SEM	ESTER	IV									
SI.			1.1	Peri	iods /	Weel	ĸ		Ma	ximun	n Marks		
No.	Course Code	Course little	CAT	СР	Ľ	Т	Ρ	С	IA	ESE	Total		
PRA	CTICAL	- 115			08				•				
1	ME2 3 VL602	Project Work - II	PW	24	0	0	24	12	60	40	100		
		Total		24	0	0	24	12	60	40	100		
	•	2 bi		6		1	1		•	•			

NOME	INCLATURE		S.		5
CAT	Category of Course	FC	Foundation Courses	PW	Project Work Courses
СР	Contact Period	RM	Research Methodology and IPR Courses	РТ	Employability Enhancement Course
L	Lecture Period	PC	Professional Core Courses	AC	Audit Course
Т	Tutorial Period	PE	Professional Elective Courses	IA	Internal Assessment
Р	Laboratory Period	OE	Open Elective Courses	ESE	End Semester Examination
С	Credits	SE	Special Elective	lon	lae.
				0000	8

SEMESTER II

PROFESSIONAL ELECTIVES

SI. Course			Periods / Week							Maximum Marks			
No.	Code	Course little	САТ	СР	L	Т	Ρ	C	IA	ESE	Total		
THE	ORY												
1.	ME23VL401	ASIC Design	PE	3	3	0	0	3	40	60	100		
2.	ME23VL402	Medical Imaging Systems	PE	3	3	0	0	3	40	60	100		
3.	ME23VL403	Principles of Sensors and Signal Conditioning	PE	3	3	0	0	3	40	60	100		
4.	ME23VL404	Hardware Software Co- Design for FPGA	PE	3	3	0	0	3	40	60	100		
5.	ME23VL405	DSP Structures for VLSI	PE	3	3	0	0	3	40	60	100		
6.	ME23VL406	Power Management and Clock Distribution Circuits	PE	3	3	0	0	3	40	60	100		
7.	ME23VL407	Reconfigurable Architectures	PE	3	3	0	0	3	40	60	100		
8.	ME23VL408	Advanced Wireless Sensor Networks	PE	3	3	0	0	3	40	60	100		
9.	ME23VL409	Edge and Fog Computing	PE	3	3	0	0	3	40	60	100		
10.	ME23VL410	System On Chip	PE	3	3	0	0	3	40	60	100		

	SEMESTER III										
		PROFESSIO	NAL E	LECT	IVES	2	1				
SI.	I. Course Periods / Week Maximum Marks										
No.	Code	Course little	САТ	СР	L	Ŀ	Ρ	С	IA	ESE	Total
THE	ORY				-/-						
1.	ME23VL411	MEMS and NEMS	PE	3	3	0	0	3	40	60	100
2.	ME23VL412	Network on Chip	PE	3	3	0	0	3	40	60	100
3.	ME23VL413	Evolvable Hardware	PE	. 3	3	0	0	3	40	60	100
4.	ME23VL414	Soft Computing and Optimization Techniques	PE	3	3	0	0	3	40	60	100
5.	ME23VL415	CAD for VLSI Design	PE	32	2324	0	0	3	40	60	100
6.	ME23VL416	VLSI Architectures for Image Processing	PE	3	3	0 0	0	3	40	60	100
7.	ME23VL417	System Verilog	PE	3	3	0	0	3	40	60	100
8.	ME23VL418	Adaptive Signal Processing	PE	3	3	0	0	3	40	60	100
9.	ME23VL419	Machine Learning	PE	3	3	0	0	3	40	60	100
10.	ME23VL420	Advanced Digital Image Processing	PE	3	3	0	0	3	40	60	100

OPEN ELECTIVES									
Course Title	Periods / Week	Maximum Marks							

1	1		[
S.	Course		САТ	СР	L	т	Р	С	CIA	ESE	Total
No.	Code										
Exc	ept M.E. Cor	mputer Science and Engineerin			-						
1	ME23CP501	Security Practices	OE	3	3	0	0	3	60	40	100
2	ME23CP502	Cloud Computing Technologies	OE	3	3	0	0	3	60	40	100
3	ME23CP503	Blockchain Technologies	OE	3	3	0	0	3	60	40	100
4	ME23CP504	Deep Learning	OE	3	3	0	0	3	60	40	100
5	ME23CP505	Design Thinking	OE	3	3	0	0	3	60	40	100
6	ME23CP506	Principles of Multimedia	OE	3	3	0	0	3	60	40	100
Exc	ept M.E. Ind	lustrial Safety Engineering									
7	ME23IS501	Environmental Safety	OE	3	3	0	0	3	60	40	100
8	ME23IS502	Electrical safety	OE	3	3	0	0	3	60	40	100
9	ME23IS503	Safety in Engineering Industry	OE	3	3	0	0	3	60	40	100
10	ME23IS504	Design of Experiments	OE	3	3	0	0	3	60	40	100
11	ME23IS505	Circular Economy	OE	3	3	0	0	3	60	40	100
Exce	pt M.E. Emb	pedded System Technologies									
12	ME23ES501	IoT for Smart Systems	OE	3	3	0	0	3	60	40	100
13	ME23ES502	Machine Learning and Deep Learning	OE	3	3	0	0	3	60	40	100
14	ME23ES503	Renewable Energy Technology	OE	3	3	0	0	3	60	40	100
15	ME23ES504	Smart Grid	OE	3	3	0	0	3	60	40	100
Exce	pt M.E. VLS	I Design									
16	ME23VL501	Big Data Analytics	OE	3	3	0	0	3	60	40	100
17	ME23VL502	Internet of Things and Cloud	OE	3	3	0	0	3	60	40	100
18	ME23VL503	Medical Robotics	OE	3	3	0	0	3	60	40	100
19	ME23VL504	Embedded Automation	OE	3	3	0	0	3	60	40	100

	PROJECT WORK											
SI.	SI. Course Periods / Week Maximum Marks											
No. Course Title Code CAT CP L T P C I/I								ΙΑ	ESE	E Total		
THE	ORY											
1.	ME23VL601	Project Work I	PW	12	0	0	12	6	60	40	100	
2.	ME23VL602	Project Work II	PW	24	0	0	24	12	60	40	100	

	FOUNDATION COURSE AND RESEARCH METHODOLOGY										
SI.	SI. Course Course Title Periods / Week Maximum Marks										
No.	Code		САТ	СР	L	Т	Ρ	C	IA	ESE	Total
THE	ORY										
1.	ME23MA102	Graph Theory and Optimization Techniques	FC	4	3	1	0	4	40	60	100
2.	ME23VL201	Research Methodology and IPR	RM	3	3	0	0	3	40	60	100

AUDIT COURSES (AC)

	Re	gistration for any of the	se cour	ses i	s op	tiona	l to	stu	dent	s	
SI.	SI. Course Periods / Week									ximun	n Marks
No.	Code		CAT	СР	L	Т	Ρ	С	IA	ESE	Total
THE	THEORY										
1	ME23AC701	English for Research Paper Writing	AC	2	2	0	0	0	100	-	100
2	ME23AC702	Disaster Management	AC	2	2	0	0	0	100	-	100
3	ME23AC703	Constitution of India	AC	2	2	0	0	0	100	-	100
4	ME23AC704	நற்றமிழ் இலக்கியம்	AC	2	2	0	0	0	100	-	100

	SUMMARY								
SI No	Course	ster	Crodite	Cradit %					
51. NO.	Category	I	II	III	IV	Cleans	Credit 70		
1	FC	4	-	-	-	4	5.12		
2	RM	3	-	-	-	3	3.84		
3	PC	16	11	3	-	30	38.46		
4	PE	-	6	6	-	12	15.38		
5	OE	-	3	3	-	06	7.69		
6	PW	-		6	12	18	23.07		
7	РТ	✓ 1	1	-/-		02	2.56		
8	MC	-	3	TUT		03	3.84		
9	AC*	✓	~~~>	-		-	-		
	Total	24	24	18	12	78	100		



ME23	MA102	GRAPH THEORY AND OPTIMIZATION TECHNIQUES		Ve	rsio	n: 1.	0			
Prograi Brai	nme & nch	M.E. VLSI DESIGN	CP 4	L 3	T 1	P 0	C 4			
		Use of Calculator -fx991ms are permitted	-		-	U	-			
Course Ob	jectives:									
1 To a	apply graph t	heory and models to solve connectivity problems.								
2 To a	apply various	graph algorithms for optimization.								
3 To (construct mat	thematical models for solving linear programming problems								
4 To construct mathematical models for solving non-linear programming problems										
5 To a	apply simulat	ion modeling techniques for solving engineering problems.								
UNIT-I		GRAPHS			9					
Graphs ar graphs an	nd graph mo d graph isom	dels – Graph terminology and special types of graphs – M orphism – Connectivity – Euler and Hamilton paths.	atrix	repr	esen	tatio	n of			
UNIT-II	I	GRAPH ALGORITHM			9					
Graph Alg search on computer	orithms – Di a graph – T languages.	rected graphs – Some basic algorithms – Shortest path algo heoretic algorithms – Performance of graph theoretic algorit	orithn hms	ns – – Gr	Dept aph	:h – theo	First retic			
UNIT- I	11	LINEAR PROGRAMMING			9					
Formulation Models.	on – Graphica	al solution – Simplex method – Two-phase method – Transpor	rtatio	n an	d Ass	signn	nent			
UNIT – I	۲V	NON-LINEAR PROGRAMMING			9					
Constrain Kuhn-Tuc	ed Problems ker (KKT) cor	– Equality constraints – Lagrangean Method – Inequality on Inditions – Quadratic Programming.	consti	raint	s – I	Karu	sh –			
UNIT-V		SIMULATION MODELLING			9					
Monte Ca Random N	rlo Simulation Numbers – Ap	n – Types of Simulation – Elements of Discrete Event Simu oplications to Queuing systems.	latio	า - (Gene	ratio	n of			
			To	tal: (50 P	ERIC	DDS			
		OPEN-ENDED PROBLEMS / QUESTIONS								
Course spe given as As	ecific Open Ei ssignments a	nded Problems will be solved during the class room teaching nd evaluated as Internal Assessment only and not for the End	. Suc	h pro	obler Exar	ns ca ninat	an be tions.			
Course Outcomes:										
CO1 Apply graph theory and models to solve connectivity problems I3 - APPLY										
		araph algorithms for optimization	13	- AF						
	onstruct math	pematical models for solving linear programming problems	13	- AP						
CO4 Co	onstruct mat	thematical models for solving non-linear programming	L3	- AP	PLY					
CO5 A	pply simulation	on modeling techniques for solving engineering problems.	L3	- AP	PLY					
REFEREN	REFERENCE BOOKS:									

1.	Taha H.A, "Operation Research: An Introduction", Ninth Edition, Pearson Education, New Delhi, 2010
2.	Gupta P. K, and Hira D.S., "Operation Research", Revise Edition, S. Chand and Company Ltd., 2012.
3.	Sharma J.K., "Operation Research", 3rd Edition, Macmillan Publishers India Ltd., 2009.
4.	Douglas B. West, "Introduction to Graph Theory", Pearson Education, New Delhi, 2015.
5.	Balakrishna R., Ranganathan. K., "A text book of Graph Theory", Springer Science and Business Media, New Delhi, 2012.
6.	Narasingh Deo, "Graph Theory with Applications to Engineering and Computer Science", Prentice Hall India, 1997.
VIDEC	D REFERENCES:
1.	https://youtube.com/playlist?list=PLEAYkSg4uSQ2fXcfrTGZdPuTmv98bnFY5
2.	https://youtube.com/playlist?list=PLU6SqdYcYsfLV24T0XVb3z3mjl8QG0EBN
WEB I	REFERENCES:
1.	https://www.baeldung.com/cs/graph-theory-intro
2.	https://sitn.hms.harvard.edu/flash/2021/graph-theory-101/
ONLIN	IE COURSES:
1.	https://archive.nptel.ac.in/noc/courses/noc22/SEM1/noc22-ma10/
2.	https://www.udemy.com/course/graph-theory/

	Mapping of COs with POs									
Banand Pos										
COs	P01	PO2	PO3	P04	P05	P06				
CO1	2		1	1						
CO2	2		1	1						
CO3	2		1	1						
CO4	2		1	1						
CO5	2		1	1						
Average	2		1	1						
	1–Low, 2–Medium, 3–High.									

ME23RM201

RESEARCH METHODOLOGY AND IPR

		(COMMON TO ALL BRANCHES)							
Pro	gramme &	M.E. VLSI DESIGN	СР	L	-	T	Ρ	C	
Cour	Branch se Objectives		3	3	5	וט	0	3	
cours									
1	Analyze the s	significance of research and formulate well-defined research que	estio	ns.	•				
2	Apply approp	priate research methods and critically evaluate research articles	•						
3	Create well-s	structured research papers and utilize research tools proficiently							
4	Produce effe	ctive technical reports and deliver impactful presentations.							
5	Understand f and internati	orms of intellectual property and analyze their implications on t onal cooperation.	echn	olo	ogica	al re	esea	arch	
	UNIT-I	CONCEPT OF RESEARCH				6-	+3		
Mai Pro of a (L1 Tec	nagement (L3) cess of Researd Good Researd)-Literature Co hniques (L2).	-Status of Research in India (L2)-Why, How, and What a Resear ch (L2)-Outcome of Research (L2)-Sources of Research Probler h Problem (L2)-Errors in Selecting a Research Problem (L2)-Im ollection - Analysis (L2)-Citation Study - Gap Analysis (L2)-	rch is n (L2 porta Prob	;? (2)- and plei	(L2) Cha ce of m F	·Tyŗ ract [:] Ke orm	วes :eri: yw านไอ	and stics ords ation	
	UNIT-II	RESEARCH METHODS AND JOURNALS				6-	⊦3		
Inv Jou (L2 Put	estigation of S rnals in Science)- i10 Index (L blishing(L3)- Pla	Solutions for Research Problem (L2)-Interpretation (L2)-Research e/Engineering (L2)-Indexing and Impact factor of Journals (L3)- 2)-Journal Policies (L4)How to Read a Published Paper (L2)-Eth agiarism and Self-Plagiarism (L2).	arch Citat nical	Liı ior Is:	mita ns(L sues	tion 2)- Re	ıs (h Iı late	(L2)- ndex ed to	
	UNIT-III	PAPER WRITING AND RESEARCH TOOLS				6-	⊦3		
Typ Wh Gui (L3 Sof	es of Research en and Where delines for Sub)-Use of tools , tware - EndNot	n Papers (L2)- Original Article/Review Paper/Short Communicate to Publish? (L2) - Journal Selection Methods (L2)-Layout of a pmitting the Research Paper (L2)-Review Process - Addressing / Techniques for Research (L3)-Hands-on Training related to R e (L3)- Introduction to Origin, SPSS, etc (L2)-Software for Detect	ation, Rese Rev Rev efere	/Ca ear /ie enc of	ase rch f wer ce M Plag	Stu 'ape Cor ana iari	dy(er (mm ger sm	(L2)- (L2)- ients nent (L2)	
	UNIT-IV	EFFECTIVE TECHNICAL THESIS WRITING/PRESENTATION	ON			6+	⊦3		
Hov (L2 and Ref	w to Write a Re)-Method of Tra I Sub-Headings erence Formats	port(L1) Language and Style (L1)-Format of Project Report (L anscription Special Elements (L3)-Title Page - Abstract - Table o 5 (L2)-Footnotes - Tables and Figures - Appendix - Bibliograp 5 (L2)-Presentation using PPTs (L2).	1) - (f Cor hy e	Use nte tc.	e of ents (L3	Quc - He)-D	otat ead iffe	ions ings rent	
	UNIT-V	NATURE OF INTELLECTUAL PROPERTY				6-	⊦3		
Pat Tec Inte	ents(L1) - Des hnological rese ernational Coop	igns(L2) - Trade and Copyright (L2)- Process of Patenting an arch(L2)- innovation(L2) patenting(L2)-Development Intern peration on Intellectual Property (L2)-Procedure for Grants of Pa	d De atior atent	≥ve nal s (elopr Sce L2).	nen nari	it (io (L2)- L2)-	
		Total : 3	0+1	5=	:45	PEF	RIC	DS	
	OPEN ENDED PROBLEMS / QUESTIONS								
Cour be g exan	Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination.								
COL Upo	IRSE OUTCOM	ES: of this course the students will be able to:	_	ן ד	BLO ˈaxo	OM nor	′S my		

C01	Illustrate the importance and objectives of research in contributing to knowledge and solving real-world problems.	L2 - Understand					
CO2	Experiment with data collection techniques, choosing fitting approaches to ensure sound research framework and methodology.	L3 - Apply					
CO3	Utilize research & analytic tools for enhancing the research publication	L2 - Understand					
CO4	Apply knowledge to produce presentations and technical reports that effectively communicate research findings.	L3 - Apply					
C05	Explain types of intellectual property and comprehend patenting as essential for safeguarding innovation and creativity.	L2 - Understand					
REFE	RENCE BOOKS:						
1.	Cooper Donald R, Schindler Pamela S and Sharma JK, "Business Research M Hill Education, 11e (2012).	ethods", Tata McGraw					
2.	DePoy, Elizabeth, and Laura N. Gitlin, "Introduction to Research-E-Book: Understanding and Applying Multiple Strategies", Elsevier Health Sciences, 2015.						
3.	Walliman, Nicholas, "Research Methods: The basics", Routledge, 2017						
4.	Bettig Ronald V., "Copyrighting culture: The political economy of intellectual 2018.	property", Routledge,					
5.	The Institute of Company Secretaries of India, Statutory body under "Professional Programme Intellectual Property Rights, Law and practice", Second	an Act of parliament, eptember 2013.					
VIDE	O REFERENCES:						
1.	https://www.youtube.com/watch?v=1vf8ZvADxfY&list=PLLhSIFfDZcUWRlg	iXMkd1rNeLSz1You4O					
2.	https://www.youtube.com/watch?v=eIUaS51U05M&list=PLIEVEMAFhG4_Jr xapyC	nLtWGr6G0PRGB13					
WEB	REFERENCES:						
1.	. https://www.researchgate.net/						
2.	https://www.wipo.int/about-ip/en/						
ONLI	NE COURSES:						
1.	https://onlinecourses.nptel.ac.in/noc23_ge36/preview						
2.	https://onlinecourses.nptel.ac.in/noc22_hs59/preview						

			Мар	ping of C	Os with I	POs and I	PSOs					
				P	Os			F	PSOs			
	COs	P01	PO2	PO3	PO4	PO5	P06	PS01	PS	02		
	CO1	3	2	1			1					
	CO2	3	3		2							
	CO3	3			3	1						
	CO4	3	3									
	CO5	2	2		2		1					
	Average	2.8	2.5	1	2.33	1	1					
				1-Low, 2	2-Medium	, 3-High.			·			
ME2	23VL301			ANAI		ESIGN			Ve	rsio	n: 1.	0
ogra	amme &			M.E.	VLSI DE	SIGN			CP L	Т	Р	Ī

Branch 3 3 0 0 3								
Course Objectives:								
1 To design and analyze single stage amplifiers.								
2 To characterize the high frequency and noise in amplifiers.	2 To characterize the high frequency and noise in amplifiers.							
3 To characterize the parameters of single stage and multi stage op-amps.								
4 To analyze stability and frequency compensation techniques in op-amps.								
5 To design current sources and current sink circuits for band gap references.								
UNIT-I SINGLE STAGE AMPLIFIERS	9							
Basic MOS physics and equivalent circuits and models (L2), CS, CG and Source Follow amplifier with active load (L2), Cascode and Folded Cascode configurations with activ of Differential and Cascode Amplifiers – to meet specified SR (L3), noise, gain, BV dissipation (L2), voltage swing (L2), high gain amplifier structures (L2).	Basic MOS physics and equivalent circuits and models (L2), CS, CG and Source Follower (L2), differential amplifier with active load (L2), Cascode and Folded Cascode configurations with active load (L3), design of Differential and Cascode Amplifiers – to meet specified SR (L3), noise, gain, BW, ICMR and power dissination (L2), voltage swing (L2), high gain amplifier structures (L2).							
UNIT-II HIGH FREQUENCY AND NOISE CHARACTERISTICS OF AMPLIFIERS	9							
Miller effect (L2), association of poles with nodes (L3), frequency response of CS, CG a (L3), Cascode and Differential Amplifier stages (L2), statistical characteristics of noise Stage amplifiers (L3), noise in Differential Amplifiers (L3).	and Source Follower (L3), noise in Single							
UNIT-III FEEDBACK AND SINGLE STAGE OPERATIONAL AMPLIFIERS	9							
Properties and types of negative feedback circuits (L2), effect of loading in feedb operational amplifier performance parameters (L3), single stage Op Amps (L2), two-s input range limitations, gain boosting (L2), slew rate, power supply rejection, noise in	back networks (L3), stage Op Amps (L2), Op Amps (L2)							
UNIT – IV STABILITY AND FREQUENCY COMPENSATION OF TWO STAGE AMPLIFIER	9							
Analysis Of Two Stage Op Amp – Two Stage Op Amp Single Stage CMOS CS as Seco Cascode Second Stage (L3), Multiple Systems, Phase Margin (L2), Frequency Compensation Of Two Stage Op Amps (L3), Slewing In Two Stage Op Amps (L3), C Techniques (L2).	nd Stage And Using Compensation, And Other Compensation							
UNIT-V BANDGAP REFERENCES	9							
Current sinks and sources, current mirrors (L2), Wilson current source (L3), Widlar cascode current source, design of high swing cascode sink (L3), current amplifiers, biasing, temperature independent references (L3), PTAT and CTAT current generation biasing (L3).	current source (L3), supply independent n (L2), constant-gm							
OPEN ENDED PROBLEMS / OUESTIONS	Total: 45 PERIODS							
given as assignments and evaluated as internal assessment only and not for the end se	emester examination.							
Course Outcomes: BLOOM'S Upon completion of this course the students will be able to: Taxonomy								
CO1 Design and analyze single stage amplifiers.	L3							
CO2 Characterize the high frequency and noise in amplifiers.	L3							
CO3 Characterize the parameters of single stage and multi stage op-amps.	L3							
CO4 Analyze stability and frequency compensation techniques in op-amps.	L3							
CO5 Design current sources and current sink circuits for band gap references.								
REFERENCE BOOKS:								

1.	Behzad Razavi, "Design Of Analog Cmos Integrated Circuits", Tata Mcgraw Hill, 2001.				
2.	Willey M.C. Sansen, "Analog Design Essentials", Springer, 2006.				
3.	Grebene, "Bipolar And Mos Analog Integrated Circuit Design", John Wiley & Sons, Inc., 2003.				
4.	Phillip E.Allen, Douglas R .Holberg, "Cmos Analog Circuit Design", Oxford University Press, 2nd Edition, 2002.				
5.	Recorded Lecture Available at http://www.ee.iitm.ac.in/vlsi/courses/ee5320_2021/start				
6.	Jacob Baker "CMOS: Circuit Design, Layout, And Simulation, Wiley IEEE Press, 3rd Edition, 2010.				
VIDE	VIDEO REFERENCES:				
1.	NPTEL :: Electronics & Communication Engineering - NOC: Analog IC Design				
2.	https://youtube.com/playlist?list=PLbMVogVj5nJQB44z6h0XO2644Vbv7OM8_				
WEB	WEB REFERENCES:				
1.	What is Analog Design? - Analog vs. Digital Design Synopsys				
2.	Education Analog Devices				
ONLI	ONLINE COURSES:				
1.	Analog Ic Design - Course (nptel.ac.in)				
2.	CMOS Analog Circuit Design Udemy				

Mapping of Cos with POs						
60			РО	s		
CUS	PO1	PO2	PO3	PO4	PO5	P06
CO1	1	1	2	1		
CO2	1		2	1		
СОЗ 🔮	Baye	nd	2 m	udei	lgæ	
CO4	1		2	1	2	
CO5	1		2	1	2	
Average	1	1	2	1	2	
1–Low, 2 –Medium, 3–High.						

ME23VL302	DIGITAL CMOS VLSI DESIGN		Ve	rsio	n: 1.	D	
Programme &	M.E. VLSI DESIGN		L	Т	Ρ	С	
Branch			3	0	0	3	
Course Objectives:							

1 To analyze various characteristics of MOS transistors and CMOS inverter.							
2	2 To design combinational circuits using different CMOS logic styles.						
3	3 To characterize clocking strategies and clocking issues of sequential logic circuits.						
4	4 To implement data path circuits such as adders, accumulators and multipliers.						
5	To design memo	ry units including ROM and SRAM.					
		MOS TRANSISTOR PRINCIPLES AND CMOS	0				
	11-1	INVERTER	9				
MOS	MOSFET characteristic under static and dynamic conditions (L2), MOSFET secondary effects (L3), Elmore						
cons	tant (L3), CMOS II v parameters (L2)	verter-static characteristic, dynamic characteristic (L2), powe stick diagram and layout diagrams (L3)	er, energy, and energy				
UN	(T-II	COMBINATIONAL LOGIC CIRCUITS	9				
Stati	c CMOS design (I	2) different styles of logic circuits (12) logical effort of com	plex gates (13) static				
and	dynamic propertie	es of complex gates (L3) interconnect delay, dynamic logic ga	tes (L2).				
UN	IT- III	SEQUENTIAL LOGIC CIRCUITS	9				
Stati strat	c latches and regi egies (L3), non bi	sters (L4), dynamic latches and registers (L4), timing issues (L -stable sequential circuits (L2)	.3), pipelines, clocking				
UN	IT – IV	ARITHMETIC BUILDING BLOCKS	9				
Data powe	path circuits (L2) er and area tradeo	, architectures for adders, accumulators (L2), multipliers, barre	el shifters (L2), speed,				
UN	[T–V	MEMORY ARCHITECTURES	9				
Mem Mem	ory architectures ories (RAM) (L3),	and Memory control circuits: Read-Only Memories (L2), R dynamic memory design (L3), 6 Transistor SRAM cell (L3), so	OM cells, Read Write ense amplifiers (L2).				
			Total: 45 PERIODS				
		OPEN ENDED PROBLEMS / QUESTIONS					
Cours	se specific open e	nded problems will be solved during the classroom teaching.	Such problems can be				
given	as assignments a	nd evaluated as internal assessment only and not for the end	semester examination.				
Upon	completion of t	his course the students will be able to:	Taxonomy				
C01	Analyze the ch	aracteristics of MOS transistors and CMOS inverter.	L3 – Apply				
CO2	Design combin	ational circuits using different CMOS logic styles.	L3 – Apply				
CO3	CO3 Characterize clocking strategies and clocking issues of sequential logic L4 – Analyse						
C04	CO4 Implement data path circuits such as adders, accumulators and multipliers. L2 – Understand						
C05	CO5 Design memory units including ROM and SRAM. L3 - Apply						
REF	ERENCE BOOKS:						
1.	N.Weste, K. Esł	nraghian, "Principles Of Cmos VLSI Design", Addision Wesley	, 2nd Edition, 1993				
2. M J Smith, "Application Specific Integrated Circuits", Addisson Wesley, 1997							
3. Sung-Mo Kang & Yusuf Leblebici, "CMOS Digital Integrated Circuits Analysis And Design", Mcgraw- Hill, 1998							
4.	4. Jan Rabaey, Anantha Chandrakasan, B Nikolic, " Digital Integrated Circuits: A Design Perspective", Prentice Hall Of India, 2nd Edition, Feb 2003						
VID	EO REFERENCES	:					
1.	CMOS Digital V	_SI Design - YouTube					

	2.	EE141 - Spring 2012 - Digital Integrated Circuits - UC Berkeley - Jan M. Rabaey - YouTube
--	----	---

WEB	WEB REFERENCES:					
1.	CMOS VLSI Design and Circuit Simulation Tasks (cadence.com)					
2.	Index of /~mcdermot/vlsi1/main/lectures (utexas.edu)					
ONLINE COURSES:						
1.	CMOS Digital VLSI Design - Course (nptel.ac.in)					

2. Index of /classes/ece410/salem/files/s16/lectures (msu.edu)

		oping of	Cos with	POs	2	
60 -	01	6	PO	s	2	
CUS	PO1	PO2	PO3	P04	PO5	P06
C01	1		1	1		
CO2	1	S	A l2E M	1		
CO3	1		~1~~~~	1		
CO4	OA	innad	2%		daa	
CO5	1	104700	1	1	age	
Average	1		1.4	1		
	1-L	ow, 2 -M	edium, 3-	-High.		

ME23VL304		ADVANCED DIGITAL SYSTEM DESIGN	Version: 1.0						
Programme &			СР	L	Т	Ρ	С		
Branch		M.E. VLSI DESIGN		3	0	0	3		
Cour	Course Objectives:								
1	To design clocked synchronous sequential circuits.								

2 To analyze the asynchronous sequential circuits							
2	To apply the fault testing precedure for digital circuits						
2	To design the synchronous circuits using programmable devices						
4	To design the synchronous circuits using programmable devices.						
5	To design and in	I					
UN	IT-I	SEQUENTIAL CIRCUIT DESIGN	9				
Anal Tabl Circu	Analysis of Clocked Synchronous Sequential Circuits and Modeling- State Diagram (L4), State Table, State Table Assignment (L3) and Reduction-Design of Synchronous Sequential Circuits (L3), Design of Iterative Circuits-ASM Chart and Realization using ASM (L3).						
UN	IT-II	ASYNCHRONOUS SEQUENTIAL CIRCUIT DESIGN	9				
Anal Tran Dyna Vend	ysis of Asynchro sition Table and P amic and Essentia ding Machine Cont	nous Sequential Circuit – Flow Table Reduction (L4) -R roblems in Transition Table (L4)- Design of Asynchronous Se al hazards (L3) – Mixed Operating Mode Asynchronous Cir troller (L2).	aces-State Assignment quential Circuit - Static, rcuits (L2) – Designing				
UN	IT- III	FAULT DIAGNOSIS AND TESTABILITY ALGORITHMS	9				
Faul ^t Tole – Bu	t Table Method-P rance Techniques ilt in Self Test (L3	ath Sensitization Method (L3) – Boolean Difference Method – The Compact Algorithm (L3)– Fault in PLA – Test Generati 3).	d - D Algorithm (L3) – ion (L3) - DFT Schemes				
UN	IT – IV	SYNCHRONOUS DESIGN USING PROGRAMMABLE DEVICES	9				
Prog – De - Xili	ramming Logic Designing ROM with	evice Families (L2)– Designing a Synchronous Sequential Cir PLA (L2) – Realization of Finite State Machine using PLD (L2	cuit using PLA/PAL (L2) 2) – FPGA – Xilinx FPGA				
UN	IT-V	SYSTEM DESIGN USING VERILOG	9				
Harc Veril Finit Benc Sequ Intro	lware Modeling w og HDL (L2) - Bel e State Machines- ch - Realization O uential Machine oduction To Syste	vith Verilog HDL (L2) – Logic System, Data Types And Open navioral Descriptions In Verilog HDL (L2) – HDL Based Synth - Structural Modeling (L3) – Compilation And Simulation Of V f Combinational And Sequential Circuits Using Verilog (L3) – – Serial Adder – Multiplier- Divider – Design Of Simple m Verilog (L2).	erators For Modeling In besis (L3)– Synthesis Of /erilog Code (L3) – Test Registers – Counters – Microprocessor (L3),				
			45 PERIODS				
		OPEN ENDED PROBLEMS / QUESTIONS					
Cours giver Cours Upon	se specific open e as assignments a se Outcomes: completion of t	nded problems will be solved during the classroom teaching and evaluated as internal assessment only and not for the end this course the students will be able to:	. Such problems can be d semester examination. BLOOM'S Taxonomy				
C01	Design clocked	synchronous sequential circuits.	L3 - Apply				
CO2	Analyze the as	synchronous sequential circuits.	L4 - Analyze				
CO3	O3 Apply the fault testing procedure for digital circuits.						
C04	Design the synchronous circuits using programmable devices.						
C05	CO5 Design and implement digital circuits using HDL programming. L4 - Apply						
REFERENCE BOOKS:							
1.	1. Charles H.Roth jr., "Fundamentals of Logic Design" Thomson Learning,2013.						
2.	2. M.D.Ciletti , Modeling, Synthesis and Rapid Prototyping with the Verilog HDL, Prentice Hall, 1999						
3.	M.G.Arnold, Ve	rilog Digital – Computer Design, Prentice Hall (PTR), 1999.					
4.	Nripendra N Bis	swas "Logic Design Theory" Prentice Hall of India,2001.					
5.	Paragk.Lala "Fa	ult Tolerant and Fault Testable Hardware Design" B S Public	ations,2002				

6.	Paragk.Lala "Digital System Design Using PLD" B S Publications,2003
7.	Palnitkar , Verilog HDL – A Guide to Digital Design and Synthesis, Pearson , 2003
VIDE	O REFERENCES:
1.	ECE 4305 – Advanced Digital Design Using System Verilog HDL – YouTube
2.	Digital System Design – YouTube
WEB	REFERENCES:
1.	Resources – Advanced Circuit Techniques Electrical Engineering and Computer Science – MIT Open Course Ware
2.	Advanced Circuit Techniques – Electrical Engineering and Computer Science – MIT Open Course Ware
ONLI	NE COURSES:
1.	Digital System Design – Course (nptel.ac.in)
2.	Advanced Digital Design Course – VLSI Guru

Mapping of Cos with Pos											
0	Pos										
Cos	PO1	PO2	PO3	P04	P05	P06					
CO1	1		1	1	1						
CO2	1		1	1	1						
CO3	1		1	1	1						
CO4	1		1	1	2						
CO5	1		1	1	1						
Average	1		1	1	1.2						
	1–Low, 2 –Medium, 3–High.										

r	ME23VL304 RFIC DESIGN		Version: 1.0							
Pro	ogramme &	& ME VIST DESTON		L	Т	Ρ	С			
Branch		M.E. VESI DESIGN		3	0	0	3			
Course Objectives:										
1	1 To design impedance matching circuits for RF amplifiers.									

a To analyze the various parameters involved in RF mixers. 3 To analyze the various parameters involved in RF mixers. 4 To design and analyze RF oscillators. 5 To design PLL and analyze frequency synthesizer UNIT-I IMPEDANCE MATCHING IN AMPLIFIERS 9 Definition of 'Q' (L2), Series Parallel Transformations of Lossy Circuits (L2), Impedance Matching Using 'L', 'Pi' and T Networks (L2), Integrated Inductors, Resistors, Capacitors, Tunable Inductors, Transformers (L2). UNIT-II AMPLIFIER DESIGN 9 Noise Characteristics of MOS Devices (L2), Design of CG LNA and Inductor Degenerated LNAs (L3). UNIT-III ACTIVE AND PASSIVE MIXERS 9 Qualitative Description of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and Noise (L3). Analysis OF Society Colspan="2">Outpending Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Distortion in Unbalanced Sampling Mixer (L3) - Distortion in Single-Ended Sampling Mixer (L3) - Distortins in Single-Ended Sampl	2	To design low noise amplifiers and RF power amplifiers.						
4 To design and analyze RF oscillators. 5 To design PLL and analyze frequency synthesizer UNIT-I IMPEDANCE MATCHING IN AMPLIFIERS 9 Definition of 'Q' (L2), Series Parallel Transformations of Lossy Circuits (L2) , Impedance Matching Using 'L', 'P' and T Networks (L2), Integrated Inductors, Resistors, Capacitors, Tunable Inductors, Transformers (L2). UNIT-II AMPLIFIER DESIGN 9 Noise Characteristics of MOS Devices (L2), Design of CG LNA and Inductor Degenerated LNAs (L3). Principles of RF Power Amplifiers Design (L3) 9 Qualitative Description of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and Noise (L2), Analysis of Gilbert Mixer - Switching Mixer (L4) - Distortion in Unbalanced Switching Mixer (L3) - Conversion Gain in Single-Ended Sampling Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Distortion in Single-Ended Sampling Mixer (L3) - Untrinsic Noise in Single-Ended Sampling Mixer (L3) - Extrinsic Noise in Single-Ended Sampling Mixer (L3) - Distortion (L2), Phase Noise in Oscillators (L3), Tuning In LC Oscillators, Tuning Sensitivity (L2), Phase Noise in Oscillators (L3), Sources of Phase Noise (L2) UNIT - V OSCILLATORS 9 VLC Oscillators, Voltage Controlled Oscillators, Tuning Sensitivity (L2), Phase Noise in Oscillators (L3), Sources of Phase Noise (L2) Num and the Cast of the Sign (L3), Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2), Frequency Dividers, Loop Filter Design (L3), Phase Locked Loops, Phase Noise in PLL, Loop Bandwidth (L3), Basic Tractonal-N Frequency Synthesizer (L3), Basic Tractonal-N F	3	To analyze the various parameters involved in RE mixers						
In the basis of one basis of the product of the second system in the second system in the product of the second system in the second	4	4 To design and analyze RE oscillators						
UNIT-I IMPEDANCE MATCHING IN AMPLIFIERS 9 Definition of 'Q' (L2), Series Parallel Transformations of Lossy Circuits (L2), Impedance Matching Using 'L', 'P' and T Networks (L2), Integrated Inductors, Resistors, Capacitors, Tunable Inductors, Transformers (L2). 9 UNIT-II AMPLIFIER DESIGN 9 Noise Characteristics of MOS Devices (L2), Design of CG LNA and Inductor Degenerated LNAs (L3). Principles of RF Power Amplifiers Design (L3) 9 UNIT- III ACTIVE AND PASSIVE MIXERS 9 Qualitative Description of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and Noise (L2), Analysis of Gilbert Mixer - Switching Mixer (L3) - Disotroin In Unbalanced Switching Mixer (L3). Austral of the Switching Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Distortion in Insingle-Ended Sampling Mixer (L3) - Intrinsic Noise in Single-Ended Sampling Mixer (L3) - Distortion in Single-Ended Sampling Mixer (L3) - Intrinsic Noise in Single-Ended Sampling Mixer (L3). Tuning Range in Ring Oscillators, Voltage Controlled Oscillators, Tuning Sensitivity (L2), Phase Noise In Oscillators (L3), Sources of Phase Noise (L2). 9 UNIT -V VL1 DFEQUENCY SYNTHESIZERS 9 Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional N Frequen	5	To design PLL an	d analyze frequency synthesizer					
UNIT-I IMPEDANCE MATCHING IN AMPLIFIERS 9 Definition of 'Q' (L2), Series Parallel Transformations of Lossy Circuits (L2), Imegated Eductors, Resistors, Capacitors, Tunable Inductors, Transformers (L2). VIIT-II AMPLIFIER DESIGN 9 UNIT-II AMPLIFIER DESIGN 9 9 Noise Characteristics of MOS Devices (L2), Design of CG LNA and Inductor Degenerated LNAs (L3). Principles of RF Power Amplifiers Design (L3) 9 UNIT- III ACTIVE AND PASSIVE MIXERS 9 Qualitative Description of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and Noise (L2), Analysis of Gilbert Mixer - Switching Mixer (L3) - Noise in Unbalanced Switching Mixer (L3) Outrestion Gain in Single-Ended Sampling Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Distortion in Single-Ended Sampling Mixer (L3) - Intrinsic Noise in Single-Ended Sampling Mixer (L3) - Untrinsic Noise in Single-Ended Sampling Mixer (L3) - Intrinsic Noise in Single-Ended Sampling Mixer (L3) - Untrinsic Noise in Single-Ended Sampling Mixer (L3), Juning in LC Oscillators, Tuning Sensitivity (L2), Phase Noise In Oscillators (L3), a sources of Phase Noise (L2) UNIT -V PLL AND FREQUENCY SYNTHESIZERS 9 Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2), Frequency Dividers, Loop Endwidth (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3) Yerguency UNIT -V PLL AND FREQUENCY SYNTHESIZERS 9 Cou	5							
Definition of 'Q' (12), Series Parallel Transformations of Lossy Circuits (12), Impedance Matching Using 'L', 'Pi' and T Networks (L2), Integrated Inductors, Resistors, Capacitors, Tunable Inductors, Transformers (L2). UNIT-II AMPLIFIER DESIGN 9 Noise Characteristics of MOS Devices (L2), Design of CG LNA and Inductor Degenerated LNAs (L3). Principles of RF Power Amplifiers Design (L3) UNIT- III ACTIVE AND PASSIVE MIXERS 9 Qualitative Description of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and Noise (L2), Analysis of Gilbert Mixer - Switching Mixer (L4) - Distortion in Unbalanced Switching Mixer (L3) - Onsoren in Single-Ended Sampling Mixer (L3) - Noise in Unbalanced Switching Mixer (L3) - Distortion in Single-Ended Sampling Mixer (L3) - Noise in Unbalanced Switching Mixer (L3) - Distortion in Single-Ended Sampling Mixer (L3) 9 UC Oscillators, Voltage Controlled Oscillators, Tuning Sensitivity (L2), Phase Noise in Single-Ended Sampling Mixer (L3) 9 UC Oscillators, U2), Tuning in LC Oscillators, Tuning Sensitivity (L2), Phase Noise in Oscillators (L3), Tuning Range in Ring Oscillators (L3), Tuning In LC Oscillators, Tuning Sensitivity (L2), Phase Noise in Oscillators (L3), Sources of Phase Noise (L2) 9 UNIT-V PLL AND FREQUENCY SYNTHESIZERS 9 Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2), Frequency Dividers, Loop Filter Design (.3), Phase Locked Loops, Phase Noise in PLL, Loop Bandwidth (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3) 45 PERIODS	UN	IT-I	IMPEDANCE MATCHING IN AMPLIFIERS	9				
UNIT-IIAMPLIFIER DESIGN9Noise Characteristics Principles of RF Power Integer Series Active And DrASSIVE MIXERS9Qualitative Description of Gilbert Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3). Conversion Gain of Gilbert Mixer (L3) - Noise in Unbalanced Switching Mixer (L3) - Conversion Gain in Unbalanced Switching Mixer (L3) - Noise in Unbalanced Switching Mixer (L3) - Oroversion Gain in Unbalanced Switching Mixer (L3) - Noise in Unbalanced Switching Mixer (L3) - Distortion in Single-Ended Sampling Mixer (L4) - Intrinsic Noise in Single-Ended Sampling Mixer (L3) - Distortion in Single-Ended Sampling Mixer (L4) - Intrinsic Noise in Single-Ended Sampling Mixer (L3) - Extrinsic Noise in Single-Ended Sampling Mixer (L3)9LC Oscillators, Voltage Controlled Oscillators, (L3), Ring Oscillators, Delay Cells (L3) - Tuning Range in Ring Oscillators (L3), Tuning in LC Oscillators, Tuning Sensitivity (L2), Phase Noise in Oscillators (L3), Sources of Phase Noise (L2)9UNIT -VPLL AND FREQUENCY SYNTHESIZERS9Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2) , Frequency Dividers, Loop Filter Design (L3), Basic Fractional-N Frequency Synthesizer (L3)9Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments are usuated as internal assessment only and not for the ender Taxonomy8LOOM'S TaxonomyCourse Specific open ended problems will be solved during the classroom teaching.13 - ApplyCourse specific open ended problems will be able to:13 - ApplyCourse specific open ender for solutators.13 - ApplyCourse specific open ender problems will be able to:13	Defi `L', ` (L2)	nition of `Q' (L2), Pi' and T Networks	Series Parallel Transformations of Lossy Circuits (L2), Impe (L2), Integrated Inductors, Resistors, Capacitors, Tunable Ir	edance Matching Using nductors, Transformers				
Noise Characteristics of MOS Devices (L2), Design of CG LNA and Inductor Degenerated LNAs (L3). Principles of RF Power Amplifiers Design (L3) UNIT - III ACTIVE AND PASSIVE MIXERS 9 Qualitative Description of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and Noise (L2), Analysis 9 Qualitative Description of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and Noise (L2), Analysis 9 Qualitative Description of the Gilbert Mixer (L3) - Noise in Unbalanced Switching Mixer (L3) - Noise in Unbalanced Switching Mixer (L3) - Initiation in Single-Ended Sampling Mixer (L3) - Noise in Single-Ended Sampling Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Extrinsic Noise in Single-Ended Sampling Mixer (L3) - Extrinsic Noise in Single-Ended Sampling Mixer (L3) - Extrinsic Noise in Single-Ended Sampling Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Nuning Range in Single-Ended Sampling Mixer (L3) - Extrinsic Noise in Single-Ended Sampling Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Sutcernsic Noise in Single-Ended Sampling Mixer (L3) - Extrinsic Noise in Single-Ended Sampling Mixer (L3) - Extrinsic Noise in Single-Ended Sampling Mixer (L3) - Course Sutcernsic Noise In Scinglean Pase Noise In Oscillators, L2) - Understand L3 - Speriod Noi	UN	IT–II	AMPLIFIER DESIGN	9				
UNIT- III ACTIVE AND PASSIVE MIXERS 9 Qualitative Description of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and Noise (L2), Analysis of Gilbert Mixer - Switching Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Conversion Gain in Unbalanced Switching Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Distortion in Single-Ended Sampling Mixer (L3) - Intrinsic Noise in Single-Ended Sampling Mixer (L3) - Intrinsic Noise in Single-Ended Sampling Mixer (L3) - Extrinsic Noise in Single-Ended Sampling Mixer (L3) - Extrinsic Noise in Collators (L3) <td>Nois Prine</td> <td>e Characteristics ciples of RF Power</td> <td>of MOS Devices (L2), Design of CG LNA and Inductor De Amplifiers Design (L3)</td> <td>generated LNAs (L3).</td>	Nois Prine	e Characteristics ciples of RF Power	of MOS Devices (L2), Design of CG LNA and Inductor De Amplifiers Design (L3)	generated LNAs (L3).				
Qualitative Description of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and Noise (L2), Analysis of Gilbert Mixer - Switching Mixer (L3) - Distortion in Unbalanced Switching Mixer (L3) - Conversion Gain in Unbalanced Switching Mixer (L3) - a Practical Unbalanced Switching Mixer (L3) - a Distortion in Single-Ended Sampling Mixer (L3) - Intrinsic Noise in Single-Ended Sampling Mixer (L3) - Distortion in Single-Ended Sampling Mixer (L3) UNIT - IV OSCILLATORS 9 UNIT - IV OSCILLATORS 9 LC Oscillators, Voltage Controlled Oscillators (L3), Ring Oscillators, Delay Cells (L3), Tuning Range in Ring Oscillators (L3), Tuning in LC Oscillators, Tuning Sensitivity (L2), Phase Noise in Oscillators (L3), Sources of Phase Noise (L2) 9 UNIT-V PLL AND FREQUENCY SYNTHESIZERS 9 Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2), Frequency Dividers, Loop Filter Design (L3), Basic Fractional-N Frequency Synthesizer (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3), Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination. Course Outcomes: BLOOM'S Upon completion of this course the students will be able to: Taxonomy C01 Design impedance matching circuits for RF amplifiers.<	UN	IT– III	ACTIVE AND PASSIVE MIXERS	9				
UNIT - IVOSCILLATORS9LC Oscillators, Voltage Controlled Oscillators (L3), Ring Oscillators, Delay Cells (L3), Tuning Range in Ring Oscillators (L3), Tuning in LC Oscillators, Tuning Sensitivity (L2), Phase Noise in Oscillators (L3), Sources of Phase Noise (L2)Velase Noise (L2)UNIT-VPLL AND FREQUENCY SYNTHESIZERS9Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2), Frequency Dividers, Loop Filter Design (L3), Phase Locked Loops, Phase Noise in PLL, Loop Bandwidth (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3)Vela ND FREQUENCY SYNTHESIZERS9Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2), Frequency Dividers, Loop Filter Design (L3), Phase Locked Loops, Phase Noise in PLL, Loop Bandwidth (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3)OPEN ENDED PROBLEMS / QUESTIONSCourse specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination.Course Uutcomes:BLOOM'S TaxonomyC01Design impedance matching circuits for RF amplifiers.L2 - UnderstandC02Design low noise amplifiers and RF power amplifiers.L3 - ApplyC03Analyze the varius parameters involved in RF mixers.L4 - AnalyseC04Design PLL and analyze frequency synthesizerL3 - ApplyC05Design PLL and analyze frequency synthesizerL3 - Apply <td>Qua of G in U Swit in S Nois</td> <td>litative Descriptior ilbert Mixer – Swi nbalanced Switchi cching Mixer (L4). ingle-Ended Samp e in Single-Ended</br></br></td> <td>n of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and tching Mixer (L4) - Distortion in Unbalanced Switching Mixer ng Mixer (L3) - Noise in Unbalanced Switching Mixer (L3) - Sampling Mixer - Conversion Gain in Single-Ended Sampling bling Mixer (L4) - Intrinsic Noise in Single-Ended Sampling Sampling Mixer (L3)</td> <td>nd Noise (L2), Analysis (L3)-Conversion Gain a Practical Unbalanced Mixer (L3) - Distortion Mixer (L3) - Extrinsic</td>	Qua of G in U Swit in S Nois	litative Descriptior ilbert Mixer – Swi nbalanced Switchi 	n of the Gilbert Mixer (L3) - Conversion Gain, and Distortion and tching Mixer (L4) - Distortion in Unbalanced Switching Mixer ng Mixer (L3) - Noise in Unbalanced Switching Mixer (L3) - Sampling Mixer - Conversion Gain in Single-Ended Sampling bling Mixer (L4) - Intrinsic Noise in Single-Ended Sampling Sampling Mixer (L3)	nd Noise (L2), Analysis (L3)-Conversion Gain a Practical Unbalanced Mixer (L3) - Distortion Mixer (L3) - Extrinsic				
LC Oscillators, Voltage Controlled Oscillators (L3), Ring Oscillators, Delay Cells (L3), Tuning Range in Ring Oscillators (L3), Tuning in LC Oscillators, Tuning Sensitivity (L2), Phase Noise in Oscillators (L3), Sources of Phase Noise (L2) UNIT-V PLL AND FREQUENCY SYNTHESIZERS 9 Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2), Frequency Dividers, Loop Filter Design (L3), Basic Fractional-N Frequency Synthesizer (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3) 45 PERIODS Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination. BLOOM'S Taxonomy C01 Design impedance matching circuits for RF amplifiers. L2 - Understand C02 Design low noise amplifiers and RF power amplifiers. L3 - Apply C03 Analyze the various parameters involved in RF mixers. L3 - Apply C04 Design and analyze RF oscillators. L3 - Apply C05 Design PLL and analyze frequency synthesizer L3 - Apply C05 Design PL and analyze frequency synthesizer L3 - Apply C04 Design PLL and analyze frequency synthesizer L3 - Apply C05 Design PLL and analyze frequency synthesizer L3 - Apply REFERENCE BOOKS:	UN	IT – IV	OSCILLATORS	9				
UNIT-V PLL AND FREQUENCY SYNTHESIZERS 9 Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2), Frequency Dividers, Loop Filter Design (L3), Phase Locked Loops, Phase Noise in PLL, Loop Bandwidth (L3), Basic Integer-N Frequency Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L3) 45 PERIODS VERIODS OPEN ENDED PROBLEMS / QUESTIONS Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination. Course Outcomes: Upon completion of this course the students will be able to: C01 Design impedance matching circuits for RF amplifiers. L2 - Understand C04 Design and analyze RF oscillators. L3 - Apply C05 Design numerators, Prentice-Hall ,1998 C05 Design and analyze frequency synthesizer 1. B.Razavi , "RF Microelectronics" , Prentice-Hall ,1998 L3 - Apply 2. Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 2002 3. 3. Behzad Razavi , "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 1999 4. 4. Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001 <td>LC C Ring Sour</td> <td>Dscillators, Voltage Oscillators (L3) , rces of Phase Nois</td> <td>e Controlled Oscillators (L3) , Ring Oscillators, Delay Cells (L3 Tuning in LC Oscillators, Tuning Sensitivity (L2) , Phase Nois e (L2)</td> <td>8) , Tuning Range in e in Oscillators (L3) ,</td>	LC C Ring Sour	Dscillators, Voltage Oscillators (L3) , rces of Phase Nois	e Controlled Oscillators (L3) , Ring Oscillators, Delay Cells (L3 Tuning in LC Oscillators, Tuning Sensitivity (L2) , Phase Nois e (L2)	8) , Tuning Range in e in Oscillators (L3) ,				
Phase Detector/Charge Pump (L2), Analog Phase Detectors, Digital Phase Detectors (L2), Frequency Dividers, Loop Filter Design (L3), Phase Locked Loops, Phase Noise in PLL, Loop Bandwidth (L3), Basic Integer-N Frequency Synthesizer (L3) 45 PERIODS Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination. Course to utcomes: BLOOM'S Taxonomy Course the students will be able to: Course in the valuated as internal assessment only and not for the end semester examination. Course the students will be able to: BLOOM'S Taxonomy CO Design low noise amplifiers and RF power amplifiers. L 4 - Analyse CO Design and analyze frequency synthesizer La adamalyze frequency synthesizer La adamalyze frequency synthesizer La B.Razavi, "RF Microelectronics", Prentice-Hall ,1998 2. Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 1999 4. Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001	UN	IT-V	PLL AND FREQUENCY SYNTHESIZERS	9				
45 PERIODS OPEN ENDED PROBLEMS / QUESTIONS Course Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination. BLOOM'S BLOOM'S Course Support Course the students will be able to: BLOOM'S Taxonomy CO1 Design impedance matching circuits for RF amplifiers. L2 - Understand CO2 Design low noise amplifiers and RF power amplifiers. L3 - Apply CO3 Analyze the various parameters involved in RF mixers. L4 - Analyse CO4 Design and analyze RF oscillators. L3 - Apply CO5 Design PLL and analyze frequency synthesizer L3 - Apply CO5 Design PLL and analyze frequency synthesizer L3 - Apply 1. B.Razavi , "RF Microelectronics" , Prentice-Hall ,1998	Phas Divio Inte	se Detector/Charg ders, Loop Filter D ger-N Frequency S	e Pump (L2), Analog Phase Detectors, Digital Phase Detector esign (L3) , Phase Locked Loops, Phase Noise in PLL, Loop B Synthesizer (L3), Basic Fractional-N Frequency Synthesizer (L	s (L2) , Frequency andwidth (L3), Basic _3)				
OPEN ENDED PROBLEMS / QUESTIONS Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination. Course Utcomes: BLOOM'S Taxonomy CO1 Design impedance matching circuits for RF amplifiers. L2 - Understand CO2 Design low noise amplifiers and RF power amplifiers. L3 - Apply CO3 Analyze the various parameters involved in RF mixers. L4 - Analyse CO4 Design and analyze RF oscillators. L3 - Apply CO5 Design PLL and analyze frequency synthesizer L3 - Apply REFERENCE BOOKS: 1.3 - Apply 1. B.Razavi , "RF Microelectronics" , Prentice-Hall ,1998 Ja - Apply 2. Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 2002 Ja 3. Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 1999 Ja-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001				45 PERIODS				
Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination. Such problems can be semester Course outcomes: BLOOM'S Upon completion of this course the students will be able to: Taxonomy C01 Design impedance matching circuits for RF amplifiers. L2 - Understand C02 Design low noise amplifiers and RF power amplifiers. L3 - Apply C03 Analyze the various parameters involved in RF mixers. L4 - Analyse C04 Design and analyze RF oscillators. L3 - Apply C05 Design PLL and analyze frequency synthesizer L3 - Apply REFERENCE BOOKS: 1. B.Razavi , "RF Microelectronics" , Prentice-Hall ,1998 1. 2. Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 2002 3. 3. Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 1999 4. Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001			OPEN ENDED PROBLEMS / QUESTIONS					
BLOOM'S TaxonomyCO1Design impedance matching circuits for RF amplifiers.L2 - UnderstandCO2Design low noise amplifiers and RF power amplifiers.L3 - ApplyCO3Analyze the various parameters involved in RF mixers.L4 - AnalyseCO4Design and analyze RF oscillators.L3 - ApplyCO5Design PLL and analyze frequency synthesizerL3 - ApplyCO5Design PLL and analyze frequency synthesizerL3 - ApplyREFERENCE BOOKS:1.B.Razavi , "RF Microelectronics" , Prentice-Hall ,19982.Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 20023.Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 19974.Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 201	Cours giver exam	se specific open en as assignments a nination.	nded problems will be solved during the classroom teaching. and evaluated as internal assessment only and not for the en-	Such problems can be d semester				
CO1Design impedance matching circuits for RF amplifiers.L2 - UnderstandCO2Design low noise amplifiers and RF power amplifiers.L3 - ApplyCO3Analyze the various parameters involved in RF mixers.L4 - AnalyseCO4Design and analyze RF oscillators.L3 - ApplyCO5Design PLL and analyze frequency synthesizerL3 - ApplyREFERENCE BOOKS:1.B.Razavi ,"RF Microelectronics" , Prentice-Hall ,19982.Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 20023.Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 19974.Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 201	Cour: Upon	se Outcomes: completion of t	his course the students will be able to:	BLOOM'S Taxonomy				
CO2Design low noise amplifiers and RF power amplifiers.L3 - ApplyCO3Analyze the various parameters involved in RF mixers.L4 - AnalyseCO4Design and analyze RF oscillators.L3 - ApplyCO5Design PLL and analyze frequency synthesizerL3 - Apply REFERENCE BOOKS: 1.B.Razavi ,"RF Microelectronics" , Prentice-Hall ,19982.Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 20023.Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 19954.Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 201	C01	Design impedan	ce matching circuits for RF amplifiers.	L2 - Understand				
CO3Analyze the various parameters involved in RF mixers.L4 - AnalyseCO4Design and analyze RF oscillators.L3 - ApplyCO5Design PLL and analyze frequency synthesizerL3 - Apply REFENCE BOOKS: 1.B.Razavi ,"RF Microelectronics" , Prentice-Hall ,19982.Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 20023.Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 19994.Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001	C02	Design low noise	e amplifiers and RF power amplifiers.	L3 – Apply				
CO4Design and analyze RF oscillators.L3 - ApplyCO5Design PLL and analyze frequency synthesizerL3 - Apply REFERCE BOOKS: 1.B.Razavi ,"RF Microelectronics" , Prentice-Hall ,19982.Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 20023.Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 19994.Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001	CO3	Analyze the vari	ous parameters involved in RF mixers.	L4 – Analyse				
CO5Design PLL and analyze frequency synthesizerL3 - Apply REFERCE BOOKS: 1.B.Razavi ,"RF Microelectronics" , Prentice-Hall ,19982.Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 20023.Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 19994.Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001	C04	4 Design and analyze RF oscillators. L3 - Apply						
REFERENCE BOOKS: 1. B.Razavi , "RF Microelectronics" , Prentice-Hall ,1998 2. Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 2002 3. Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 1999 4. Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001	C05	CO5Design PLL and analyze frequency synthesizerL3 - Apply						
1. B.Razavi ,"RF Microelectronics" , Prentice-Hall ,1998 2. Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 2002 3. Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 1999 4. Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001	REF	ERENCE BOOKS:						
2. Bosco H Leung "VLSI for Wireless Communication", Pearson Education, 2002 3. Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 1999 4. Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001	1.	B.Razavi ,"RF M	icroelectronics", Prentice-Hall, 1998					
 Behzad Razavi, "Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 1999 Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001 	2.	Bosco H Leung "	VLSI for Wireless Communication", Pearson Education, 2002					
4. Jia-Sheng Hong, "Microstrip Filters for RF/Microwave Applications", Wiley, 2001	3.	Behzad Razavi,	"Design of Analog CMOS Integrated Circuits" Mcgraw-Hill, 19	99				
	4.	Jia-Sheng Hong,	, "Microstrip Filters for RF/Microwave Applications", Wiley, 20	01				

5.	Thomas H.Lee, "The Design of CMOS Radio –Frequency Integrated Circuits', Cambridge University Press ,2003
VIDE	O REFERENCES:
1.	https://youtube.com/playlist?list=PLD60B441FD4FBF559&si=XJ7xRVOJSyRX4k8E
2.	https://youtu.be/2fVt_555TmI?si=30Y6UEG_lUQv0FSg
WEB	REFERENCES:
1.	https://www.ee.iitm.ac.in/~ani/2011/ee6240/lectures.html
2.	NPTEL :: Electronics & Communication Engineering - RF Integrated Circuits
ONLI	NE COURSES:
1.	https://nptel.ac.in/courses/117102012

Mapping of COs with POs									
<u> </u>			РО	s	10				
COs	P01	PO2	PO3	PO4	PO5	P06			
C01	2	4	2	2	2				
CO2	2		2	2	2	9			
CO3	1		S2ALE	M2	2				
CO4	1		2	3	2				
CO5	23	001000	201	2	2	N.D.			
Average	1.6	gon	2	2.2	2 0	PO			
1-Low, 2 -Medium, 3-High.									

ME23PT801	TECHNICAL SEMINAR / CASE STUDY PRESENTATION	Version : 1.0)			
(COMMON TO ALL BRANCHES)									
Programme &		СР	L	Т	Ρ	С			
Branch	M.E. VLSI DESIGN		0	0	2	1			
Course Objectives:									

- 1 To encourage the students to study advanced engineering developments
- 2 To prepare and present the technical and case study reports

Method of Evaluation:

The students need to identify an area of interest or topic in their programme of study or case study and prepare a 5-10 page report and a presentation. Based on the report and presentation, the course is evaluated for 100 marks. Minimum 50 marks is essential to pass. In case a student fails, he has to make such presentation in the subsequent semesters. The evaluation guidelines will be issued by the Head of the Department before the commencements of the course. The objectives are improving literature searching capabilities, comprehension and ability to write reports and to make presentations. It is assessed in Internal Assessment mode only and no End Semester Examination.

Total : 30 PERIODS

Cours	BLOOM'S	
At the	e end of this course, the students will demonstrate the ability to	Taxonomy
C01	Perform the review and present technological developments in their field	L3 - Apply
CO2	Interpret the case study report and make a decision	L3 - Apply

Mapping of COs with POs											
60			P	0							
CO	P01	PO2	PO3	P04	P05	P06					
1		3									
2		3									
Avg		3									
	1–Low, 2–Medium, 3–High.										

ME	23VL305	FPGA Laboratory	Version:			n: 1.(0	
Progr	amme &	M F VI ST DESTGN	СР	L	Т	Ρ	С	
Br	anch		4	0	0	4	2	
Course	Objectives:							
1.	1. To study the basics of HDL programming and simulator tools.							
2.	2. To design and verify ALU and Instruction stack.							
3.	To generate t	est program for combinational and sequential circuit.						
4.	To develop a	test bench using object oriented structure.						
5.	To develop a	nd verify test environments with various constraints.						
		LIST OF EXPERIMENTS						
1.	Introduction	to Verilog and System Verilog						
2.	Running simu	llator and debug tools						
3.	Experiment w	vith 2 state and 4 state data types	1					
4.	Experiment w	vith blocking and non-blocking assignments						
5.	Model and ve	rify simple ALU						
6.	Model and ve	rify an Instruction stack						
7.	Use an interfa	ace between testbench and DUT						
8.	Developing a	test program						
9.	Create a sim	ble and advanced OO testbench						
10.	Create a scor	eboard using dynamic array						
11.	Use mailboxe	s for verification						
12.	Generate con	strained random test values	0					
13.	Using covera	ge with constrained random tests						
			то	TAL	: 60	PERJ	ODS	
COURSE	OUTCOMES			B Ta	LOO Ixon	M′S omy		
CO 1	Comprehend	the basics of HDL programming and simulator tools.	L2	2 – U	nder	stanc	1	
CO 2	Design and v	erify ALU and Instruction stack.	L3	3 – A	pply			
CO 3	Generate tes	t program for combinational and sequential circuit.	L3	8 – A	pply			
CO 4	Develop a tes	st bench using object oriented structure.	L3	3 – A	pply			

Mapping of COs with POs								
POs								
COs	P01	PO2	PO3	PO4	P05	P06		
CO1	1			3	2			
CO2	1			3	2			
CO3	1			3	2			
CO4	1			3	2			
CO5	1			3	2			
Average								
1-Low, 2 -Medium, 3-High.								

CO 5

Develop and verify test environments with various constraints.

L3 – Apply

м	E23VL306	ANALOG IC DESIGN LABORATORY	GN LABORATORY Version:								
Prog	gramme &	M.E. VLSI DESIGN	СР	L	Т	P	C				
Course	ourse Objectives:										
1	To design and analyse the various parameters of digital CMOS circuits for a given specification										
2	To build and ve	prify the SPICE models of oscillator circuits									
3		characterize single stage amplifier circuits for a given specific	cation	<u>,</u>							
		characterize single stage amplifier circuits for a given specific		1.							
5	To design and	extract circuit parameters using layout editor tool.									
	1	LIST OF EXPERIMENTS									
2	Extraction of p a. Plot ID vs. V b. Plot ID vs. V c. Plot log ID threshold sl d. Plot ID vs. modulation e. Extract Vth appropriate i. Plot ii. Plot iii. Use dete f. Plot ID vs. V gds, gm/gd on it. CMOS inverter a. i. Plot VT transition ii. Plot VTC for iii. Plot VTC for b. Perform propagat	A construction of CMOS process transistors and determines of CMOS process transistors (S at different drain voltages for NMOS, PMOS and determines. VGS at particular gate voltage for NMOS, PMOS and determines. VGS at different gate voltages for NMOS, PMOS and determines of NMOS/PMOS transistors (short channel and long constructions) voltage To extract Vth use the following procedure. If y is the following procedure. SPICE to plot tangent line passing through peak gm point runine Vth. (S at different drain voltages for NMOS, PMOS, plot DC load s, and unity gain frequency. Tabulate result according to tech design and performance analysis (C curve for CMOS inverter and thereon plot dVout vs. dVin an voltage and gain g. Calculate VIL, VIH, NMH, NML for the in CMOS inverter with varying VDD. CMOS inverter with varying device ratio. transient analysis of CMOS inverter with no load and with ion delay tpHL, tpLH, 20%-to-80% rise time tr and 80%-to-	ne Vtetermin ermin hann in y line nolog nud de nverte n load 20%	c. ine I e Ch el). (VG and o gies a etern er. d and fall t	OFF Janne Use S) pl calcu and c nine	and el ler VDS lane llate comm	sub ngth 5 of and gm, nent				
3	c. Perform Use spice to bu	AC analysis of CMOS inverter with fanout 0 and fanout 1. ild a three stage and five stage ring oscillator circuit and cor	npare	e its	frequ	Jenci	es.				
	Use FFT and ve Single stage ar	rify the amplitude and frequency components in the spectru nplifier design and performance analysis	m								
4	 a. Plot sma function using spi b. Consider transisto i. Establish a t ii. Calculate in iii. Use spice a iv. Determine v. using small vi. Plot step re vii. Derive tim viii. Resulted f 	Il signal voltage gain of the minimum-size inverter in the te of input DC voltage. Determine the small signal voltage gain ce and compare the values for two different process transiste a simple CS amplifier with active load, with NMOS transisto r as load. est bench to achieve VDSQ=VDD/2. put bias voltage for a given bias current. nd obtain the bias current. Compare with the theoretical vali- small signal voltage gain, -3dB BW and GBW of the amplifier signal analysis in spice, considering load capacitance. esponse of the amplifier with a specific input pulse amplitude e constant of the output and compare it with the time consta- rom -3dB Band Width.	chnol at th ors. or as ue r ant	logy e swi drive	chos itchir	en a ng po d PM	s a hint OS				

5	 Three OPAMP Instrumentation Amplifier (INA). a. Use proper values of resistors to get a three OPAMP INA with differ gain=10. Consider voltage gain=2 for the first stage and voltage ga stage. i. Draw the schematic of op-amp macro model. ii. Draw the schematic of INA. iii. Obtain parameters of the op-amp macro model such that meets a given spin. i. low-frequency voltage gain, ii. unity gain BW (fu) iii. input capacitance iv. output resistance v. CMRR b. Draw schematic diagram of CMRR simulation setup. c. Simulate CMRR of INA using AC analysis (it's expected to be around OPAMP). d. Plot CMRR of the INA versus resistor mismatches (for resistors of changing from -5% to +5% (use AC analysis). Generate a separate each resistor pair. e. Explain how CMRR of OPAMP changes with resistor mismatches. 	rential-mode voltage in=5 for the second becification for: 6dB below CMRR of second stage only) plot for mismatch in				
	f. Repeat (iii) to (vi) by considering CMRR of all OPAMPs with low frequen Use Layout editor.	cy gain setting.				
6	 a. Draw layout of a minimum size inverter using transistors from CMOS Metal 1 as interconnect line between inverters. b. Run DRC, LVS and RC extraction. Make sure there is no DRC error. c. Extract the netlist. Use extracted netlist and obtain tPHLtPLH for the inverter. d. Use a specific interconnect length and connect and connect three inverter. e. Extract the new netlist and obtain tPHL and tPLH of the middle inverter. f. Compare new values of delay times with corresponding values obtained. 	process library. Use verter using Spice. ters in a chain. l in part `c'.				
7	 Compare new values of delay times with corresponding values obtained in part C. Design a differential amplifier with resistive load using transistors from CMOS process library that meets a given specification for the following parameter a. low-frequency voltage gain, b. unity gain BW (fu), c. Power dissipation i. Perform DC analysis and determine input common mode range and compare with the theoretical values. ii. Perform time domain simulation and verify low frequency gain. 					
		TOTAL: 60PERIODS				
COURS		BLOOM'S Taxonomy				
CO 1	Design and analyse the various parameters of digital CMOS circuits for a given specification.	L3 – Apply				
CO 2	2 Build and verify the SPICE models of oscillator circuits. L3 – Apply					
CO 3	Design and characterize single stage amplifier circuits for a given specification.	L3 – Apply				
CO 4	Design and characterize instrumentation amplifier circuit.	L3 – Apply				
CO 5	Design and extract circuit parameters using layout editor tool. L3 – Apply					

Mapping of COs with POs								
60 -		POs						
COs	PO1	PO2	PO3	P04	P05	P06		
C01	1			3	2			
CO2	1			3	2			
CO3	1			3	2			
CO4	1			3	2			
CO5	1			3	2			
Average								
1–Low, 2–Medium, 3–High.								

II SEMESTER

ME23VL307	Design for Verification using UVM	Version: 2.0

	Т		· · · · ·			,				
Progr Bi	ramme & ranch	M.E. VLSI DESIGN	СР 3	L 3	Т 0	Р 0	<u>С</u> З			
Course	Objectives:		-	-	-	-	-			
1 To	o provide the st	udents complete understanding on UVM testing								
2 To	o become profic	cient at UVM verification,								
3 To	3 To provide an experience on self-checking UVM test benches									
UNIT-	-1	INTRODUCTION			9					
Overvie Modelir Implem	ew- The Typical ng (TLM) (L2) -(nentation (L2)	UVM Testbench Architecture (L2)- The UVM Class Library (L Overview- TLM, TLM-1, and TLM-2.0 (L2) -TLM-1 Implement	2) -T ation	ransa (L2)	actio - TL	n-Lev M-2.	vel 0			
UNIT-	-II	DEVELOPING REUSABLE VERIFICATION COMPONENTS			9					
Modelir the Sec Compo Managi	ng Data Items fo quencer (L3) - nents- Creating ng of Test-Impl	or Generation (L3)- Transaction-Level Components - Creating Connecting the Driver and Sequencer -Creating the Monito the Agent (L3) - Creating the Environment -Enabling Sce ementing Checks and Coverage (L3)	g the or (L3 enario	Drive) - I Cre	er - C Insta atior	Creat ntiat n (L3	ing ing) -			
UNIT-	- 111	UVM USING VERIFICATION COMPONENTS			9					
Creatin Verifica Meanin Implem	g a Top-Level E ation Componen gful Tests- Vin nenting a Cover	Environment- Instantiating Verification Components (L3) - C It Configuration (L3) - Creating and Selecting a User-Define Intual Sequences (L3) - Checking for DUT Correctness- age Model (L3)	reatir d Tes Scor	ng Te t (L3 reboa	est C 5) - C ards	lasse Creat (L3)	s - ing -			
UNIT	- IV	UVM USING THE REGISTER LAYER CLASSES			9					
Using T a Verif Sequen	The Register Lay fication Enviror	ver Classes - Back-Door Access -Special Registers -Integratin Iment- Integrating a Register Model- Randomizing Field	g a R Valu	egist es-	er- N Pre-	1ode Defir	l in ied			
UNIT-	- v	ASSIGNMENT IN TESTBENCHES			9					
Assignr and Env	ment, APB: Prot vironment (L2);	ocol (L2), Test bench Architecture (L2) , Driver and Sequence; Creating Sequences, Building Test (L2) , Design and Testin	cer V g of T	, Мо ⁻ ор М	nitor 1odu	, Age le (L2	ent 2)			
				2	15 P	ERIC	DS			
		OPEN ENDED PROBLEMS / QUESTIONS								
Course be give examin	specific open e en as assignme nation	ended problems will be solved during the classroom teaching ents and evaluated as internal assessment only and not f	g. Su or th	ch pi e en	roble Id se	ms c emes	an ter			
Course Upon co	Outcomes: ompletion of tl	his course the students will be able to:	BLO	OM'	S Ta	xon	omy			
CO1 L	CO1 Understand the basic concepts of two methodologies UVM L2 – Understand						ł			
CO2 E	Build actual veri	fication components	L3	- A	pply					
CO3 Generate the register layer classes.					L3 – Apply					
CO4 C	Code test bench	es using UVM.	L3	– A	pply					
CO5 L	Inderstand adva	anced peripheral bus testbenches	L2	– U	nder	stand	1			
REFER	ENCE BOOKS:									

1.	The UVM Primer, An Introduction to the Universal Verification Methodology, Ray Salemi, 2013.
2.	System Verilog for Verification: A Guide to Learning the Testbench Language Features, Chris Spear, Greg Tumbush, 3rd edition, 2012.
3.	https://www.udemy.com/learn-ovm-UVM/ 2.
4.	http://www.testbench.in/ut_00_index.html 3.
5.	http://www.testbench.in/ot_00_index.html
6.	https://www.accellera.org/images/downloads/standards/UVM/UVM_users_guide_1.2.pdf
VIDE	O REFERENCES:
1.	https://youtu.be/2026Ei1wGTU
2.	https://youtu.be/8F5nLB5zL-0
WEB	REFERENCES:
1.	Guide - Developing Reusable Verification Components (chipverify.com)
2.	RTL Design - APB Protocol QuickSilicon - YouTube
ONLI	NE COURSES:
1.	UVM for Verification Part 1 : Fundamentals Udemy
2.	UVM for Verification Part 2 : Projects Udemy

Mapping of COs with POs									
60-	POs								
COS	P01	PO2	PO3	PO4	P05	P06			
CO1	1		1	1	2				
CO2	1		1	1	2				
CO3	1		1	1	2				
CO4	1		1	1	2	1			
CO5	1		1	1	2	1			
Average	1		1	1	2	1			

ME23VL308

Low Power VLSI Design

Pro	ogramme &	M.E. VLSI DESIGN	СР	L	т	Ρ	С			
	Branch		3	3	0	0	3			
		Instructions if any								
Cour	se Objectives:									
1	Identify sources	of power in an IC.								
2	Identify the pow methods	er reduction techniques based on technology independent and	l tech	nolo	gy de	epend	dent			
3	Identify suitable	e techniques to reduce the power dissipation								
4	4 Estimate power dissipation of various MOS logic circuits									
5	Develop algorith	nms for low power dissipation								
UN	IT-I	POWER DISSIPATION IN CMOS			9					
Hiera CMOS	rchy of Limits of F 5 FET Devices (L2	Power (L2)– Sources of Power Consumption (L2) – Physics of) – Basic Principle of Low Power Design (L2).	Powe	er Dis	ssipa	ition	in			
UNIT-II POWER OPTIMIZATION					9					
Logic (L2) - Low F	Level Power Opti -Architecture Leve Power Design (L2)	ا mization (L2) – Circuit Level Low Power Design (L2) – Gate L el Low Power Design (L2) – VLSI Subsystem Design of Adders ا.	evel I s, Mu	Low Itipli	Powe ers (er De L3), l	sign PLL,			
UN	IT- III	DESIGN OF LOW POWER CMOS CIRCUITS	9							
Comp Comb Speci (L3).	uter Arithmetic inational Logic, S al Techniques (L3	Techniques for Low Power System (L2) – Reducing P Sequential Logic, Memories (L3) – Low Power Clock – Advan 3), Adiabatic Techniques – Physical Design, Floor Planning, F	ower ced 7 Placer	Cor Fechi ment	nsum nique : and	nptior es (L. I Rou	n in 3) – Iting			
UN	IT – IV	POWER ESTIMATION			9					
Powe Powe	r Estimation Tech r Estimation (L4)	niques (L3), Circuit Level, Gate Level, Architecture Level, Ber – Simulation Power Analysis (L3) –Probabilistic Power Analys	navior is (L4	ral Le I)	evel,	– Lo	gic			
UN	IT-V	SYNTHESIS AND SOFTWARE DESIGN FOR LOW POWER CMOS CIRCUITS			9					
Synth Desia	esis for Low Pow n for Low Power (ver – Behavioral Level Transform (L3) –Algorithms for Low (L3).	Powe	er (L	3) -	Soft	ware			
					45 P	ERIC	DDS			
		OPEN ENDED PROBLEMS / QUESTIONS								
Cours	se specific open e	nded problems will be solved during the classroom teaching.	Such	prol	blem	s car	n be			
giver exam	as assignments	and evaluated as internal assessment only and not for the en	nd ser	nest	er					
Cours	se Outcomes:		BLC	ом'	′S Ta	axon	omv			
Upon CO1	Able to find th	this course the students will be able to:	1.2							
	CO2 Decian and analyze various MOS logic circuits									
C02	CO2 Design and analyze various mO3 logic circuits									
		te the power dissipation of ICs		, - A	hhið hhið	70				
		n algorithms to reduce newer discination by software table		т — А) л.	naly.	20				
05		p algorithms to reduce power dissipation by software tools.		9 - A	phiy					

REFERENCE BOOKS:							
1.	Kaushik Roy and S.C.Prasad, "Low Power CMOS VLSI Circuit Design", Wiley, 2000						
2.	J.B.Kulo and J.H Lou, "Low Voltage CMOS VLSI Circuits", Wiley 1999.						
3.	James B.Kulo, Shih-Chia Lin, "Low Voltage SOI CMOS VLSI Devices and Circuits", John Wiley and Sons, Inc. 2001						
4.	J.Rabaey, "Low Power Design Essentials (Integrated Circuits and Systems)", Springer, 2009						
VIDE	O REFERENCES:						
1.	https://youtube.com/playlist?list=PLbMVogVj5nJTDr6KqQXNcxCvooSMnBuXj						
2.	https://youtube.com/playlist?list=PLB3F0FC99B5D89571						
WEB	REFERENCES:						
1.	NPTEL :: Computer Science and Engineering - Low Power VLSI Circuits & Systems						
2.	Low Power Design Methodology IntechOpen						
ONLI	ONLINE COURSES:						
1.	VLSI System Design & SubSystems of Digital Circuits Course Udemy						

Mapping of COs with POs									
60-	POs								
COS	PO1	PO2	PO3	PO4	PO5	P06			
CO1	2		2	3	2				
CO2	2		2	2	2				
CO3	1		2	2	2				
CO4	1		2	3	2				
CO5	2		2	2	3				
Average	1.6		2	2.4	2.2				

ME23VL310	VLSI Testing	

Version: 2.0

			T	T	1			
Pro	ogramme &	M.E. VLSI DESIGN	СР	L	T	P	C	
	Branch	Instructions if any	3	3	U	0	3	
Cour	se Objectives:							
1	To introduce the	VI SI testing						
-								
2	To introduce logi	c and fault simulation and testability measures						
3	To study the tes	t generation for combinational and sequential circuits						
4	To study the des	ign for testability.						
5	To study the fau	lt diagnosis						
UNIT-I INTRODUCTION TO TESTING					9			
Intro and F	duction – VLSI Te Product Quality (L	sting Process and Test Equipment (L2)– Challenges in VLSI T 2)– Fault Modeling – Relationship Among Fault Models (L2).	estin	g - T	est E	conc	mics	
UN	IT–II	LOGIC & FAULT SIMULATION & TESTABILITY MEASURES			9			
Simu Algor	lation for Design ithms for True Va	Verification and Test Evaluation (L3) – Modeling Circuits lue and Fault Simulation (L3) – Scoap Controllability and Obs	; for serva	Sim bility	ulatio (L3)	on (L)	.3) –	
UN	IT– III	TEST GENERATION FOR COMBINATIONAL AND SEQUENTIAL CIRCUITS	9					
Algor Sequ	ithms and Repres ential ATPG Algor	entations (L3) – Redundancy Identification – Combinational thms (L3) – Simulation Based ATPG (L3) – Genetic Algorithr	ATPG n Bas	Algo sed A	orithi TPG	ns (L (L3)	_3) –	
UN	IT – IV	DESIGN FOR TESTABILITY	9					
Desig Built-	n for Testability B in Self-Test (L2) -	asics (L2) – Testability Analysis - Scan Cell Designs (L2) – S - Random Logic Bist (L2) – DFT for Other Test Objectives (L2	can A ?).	rchit	ectu	re (L	2) –	
UN	IT-V	-V FAULT DIAGNOSIS			9			
Introc (L3) -	luction and Basic - Combinational L	Definitions – Fault Models for Diagnosis (L3) – Generation ogic Diagnosis (L3) - Scan Chain Diagnosis – Logic BIST Diag	of Ve gnosis	ector s (L3	s for).	Diag	jnosis	
		1			45 P	ERIC	DDS	
		OPEN ENDED PROBLEMS / QUESTIONS						
Cours giver exam	se specific open e n as assignments a nination	nded problems will be solved during the classroom teaching. and evaluated as internal assessment only and not for the er	Such Id ser	n pro mest	blem er	s car	ו be	
Cours	se Out comes:	his course the students will be able to:	BLC	ЮМ	'S Ta	ixon	omy	
C01	Understand VL	SI Testing Process	L2 – Understand				d	
CO2	CO2 Develop Logic Simulation and Fault Simulation				L3 – Apply			
CO3	Develop Test f	or Combinational and Sequential Circuits	L3	3 – A	Apply			
CO4	Understand the	e Design for Testability	L2	L2 – Understand				
CO5	Perform Fault I	Diagnosis.	L3	3 – A	pply			
REF	ERENCE BOOKS							

1.	Laung-Terng Wang, Cheng-Wen Wu and Xiaoqing Wen, "VLSI Test Principles and Architectures", Elsevier, 2017
2.	Michael L. Bushnell and Vishwani D. Agrawal, "Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2017.
3.	Niraj K. Jha and Sandeep Gupta, "Testing of Digital Systems", Cambridge University Press, 2017.
VIDE	O REFERENCES:
1.	https://youtube.com/playlist?list=PLbMVogVj5nJTClnafWQ9FK2nt3cGG8kCF&si=KsCdiDSXxro72ARc
2.	https://youtube.com/playlist?list=PLx98Qgh5zPjh6oWI73QfQHZAmAiyt8Wkf&si=W7cJqNXn8EuHtD Po
WEB	REFERENCES:
1.	https://archive.nptel.ac.in/content/storage2/courses/106103116/handout/mod7.pdf
2.	https://archive.nptel.ac.in/courses/117/105/117105137/
ONLIN	NE COURSES:
1.	https://nptel.ac.in/courses/117105137
2.	https://onlinecourses.nptel.ac.in/noc20_ee76/preview

Mapping of COs with POs								
60 -	POs							
COs	PO1	PO2	PO3	P04	P05	P06		
C01	2		2	3	3	1		
CO2	2		2	2	3	1		
CO3	1		2	2	3	1		
CO4	1		2	3	2	1		
CO5	2		2	2	1	1		
Average	1.6		2	2.4	2.4	1		

ME23VL310	VERIFICATION USING UVM LABORATORY	Version: 1.0			0	
Programme &	M.E. VLSI DESIGN	СР	L	Т	Ρ	С

E	0	0	4	2			
Course	e Objectives:			·			
1.	To help the engineers to design the system with verilog and system Verilog						
2.	Complete understanding of Verilog Hardware Description Language						
3.	To practice for writing synthesizable RTL models that work correctly in both si	imula	ation	and s	syntł	nesis.	
	LIST OF EXPERIMENTS						
1.	Simulate a simple UVM testbench and DUT						
2.	Examining the UVM testbench						
3.	Design and simulate sequence items and sequence						
4.	Design and simulate a UVM driver and sequencer						
5.	Design and simulating UVM monitor and agent						
6.	Design, simulate and examine coverage						
7.	Design and simulate a UVM scoreboard and environment, and verifying the c	outpu	ts of	a (fa	ulty)) DUT	
8.	Design and simulate a test that runs multiple sequence						
9.	Design and simulate a configurable UVM test environment						
		то	TAL	: 60F	PERI	ODS	
COURS	SE OUTCOMES	BL	OOM	′S			
CO 1	Understand the features and capabilities of the UVM class library for system Verilog		3 – A	pply			
CO 2	Combine multiple UVCs into a complete verification environment	L	3 – A	pply			
CO 3	Create and configure reusable, scalable, and robust UVM verification components (UVCs).	۱ L	3 – A	pply			
CO 4	Create a UVM testbench structure using the UVM library base classes and the UVM factory	L	3 – A	pply			
CO 5	Develop a register model for your DUT and use the model for initialization and accessing DUT registers	ן ר	3 – A	pply			

Mapping of COs with POs						
60-			PO	s		
COs	P01	PO2	PO3	PO4	P05	PO6
CO1	1			3	2	
CO2	1			3	2	
CO3	1			3	2	
CO4	1			3	2	
CO5	1			3	2	
Average	1			3	2	
1–Low, 2 –Medium, 3–High.						

AUDIT COURSES

ENGLISHFORRESEARCHPAPERWRITING	Version: 1.0
(COMMON TO ALL BRANCHES)	
	(COMMON TO ALL BRANCHES)

Pr	ogramme & Branch	M.E- VLSI DESIGN	CP 2	L 2	T O	P 0	C 0		
Cour	se Objectives		_	-	•	•			
1	To teach how	w to improve writing skills and level of readability							
2	To tell about	what to write in each section							
3	To summari:	ze the skills needed when writing a title							
4	To infer the	skills needed when writing the conclusion							
5	To ensure th	e quality of paper at very first-time submission							
	UNIT-I	INTRODUCTIONTORESEARCH PAPERWRITING			6				
Par Vag	agraphs and Se jueness (L2).	entences (L1), Being Concise and Removing Redundancy (L1),Avc	oidir	ng Ar	nbigu	ity a	nd		
	UNIT-II	PRESENTATION SKILLS			6				
Cla Par	rifying Who Dio aphrasing and I	d What (L2), Highlighting Your Findings (L1), Hedging and Crit Plagiarism (L1), Sections of a Paper (L1), Abstracts, Introduction	iticiz n (L1	zing (L).	(L1),				
	UNIT-III	TITLEWRITINGSKILLS			6		-		
Key key Lite	Key skills are needed when writing a Title (L1), key skills are needed when writing an Abstract (L1), key skills are needed when writing an Introduction (L1), skills needed when writing a Review of the Literature Methods Results Discussion Conclusions. The Final Check (L1)								
	UNIT-IV	RESULTWRITINGSKILLS			6				
Skil nee	Skills are needed when writing the Methods (L1), skills needed when writing the Results (L2), skills are needed when writing the Discussion (L2), skills are needed when writing the Conclusions (L2).								
	UNIT-V	VERIFICATIONSKILLS			6				
Use the	Useful phrases (L1), checking Plagiarism (L1), how to ensure paper is as good as it could possibly be the first- time submission (L1).								

TOTAL: 45 PERIODS

OPEN ENDED PROBLEMS /QUESTIONS					
Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination					
Cour Upor	se Outcomes: • completion of this course the students will be able to:	BLOOMS Taxonomy			
C01	Understand that how to improve your writing skills and level of readability	L2 – Understand			
CO2	Learn about what to write in each section	L1 – Remember			
CO3	Understand the skills needed when writing a Title	L2 – Understand			
CO4	Understand the skills needed when writing the Conclusion	L2 – Understand			
CO5	Ensure the good quality of paper at very first-time submission	L2 – Understand			
TEXT	BOOKS:				
1.	Adrian Wall work, English for Writing Research Papers, Springer New York Heidelberg London, 2011.	< Dordrecht			
2.	Day R How to Write and Publish a Scientific Paper, Cambridge University Press	s 2006.			
REFE	RENCE BOOKS:				
1.	Goldbort R Writing for Science, Yale University Press (available on Google Boo	ks)2006.			
2.	2. HighmanN, Handbook of Writing for the Mathematical Sciences, SIAM. Highman's book 1998.				
Beyond Knowledge					

м	E23AC702	DISASTERMANAGEMENT	Version: 1.0					
	(COMMON TO ALL BRANCHES)							
Programme& M.E- VLSI DESIGN CP L						P	C	
	Branch		2	2	0	0	0	
Cour	se Objectives:							
1	Summarize b	asics of disaster						
2	Explain a criti response.	cal understanding of key concepts in disaster risk reduction a	and h	umar	nitaria	n		
3	Illustrate disa perspectives.	ster risk reduction and humanitarian response policy and pra	actice	from	mult	iple		
4	Describe an u specific types	inderstanding of standards of humanitarian response and pra of disasters and conflict situations.	ictical	relev	vance	in		
5	Develop the s	strengths and weaknesses of disaster management approache	es					
	UNIT-I	INTRODUCTION				6		
Dis Na	saster: Definitio tural and Manm	on (L1), Factors and Significance(L1); Difference between Hanade Disasters: Difference, Nature, Types and Magnitude(L1)	azard	And	Disas	ster(L	2);	
	UNIT-II	REPERCUSSIONSOFDISASTERSANDHAZARDS				6		
Ec Dis An An	onomic Damage sasters: Earthq d Avalanches (d Spills, Outbre	e (L1), Loss of Human and Animal Life (L1), Destruction Of B uakes, Volcanisms, Cyclones, Tsunamis, Floods, Droughts A L1), Man-made disaster: Nuclear Reactor Meltdown, Industr eaks Of Disease And Epidemics, War And Conflicts (L1).	Ecosy Ind Fa rial Ad	stem amine ccide	(L1). es, La nts, C	Natu ndslic Dil Slic	ıral Jes cks	
	UNIT-III	DISASTERPRONEAREASININDIA				6		
Stı (L: Dis	udy of Seismic L); Areas Prone saster Diseases	Zones (L1); Areas Prone To Floods and Droughts (L1), Lan e To Cyclonic and Coastal Hazards with Special Reference ⁻ and Epidemics (L1)	idslide To Ts	es Ar sunan	nd Ava ni (L1	alancl .); Pc	nes ost-	
	UNIT-IV	DISASTERPREPAREDNESSANDMANAGEMENT				6		
Pre Ap Go	Preparedness: Monitoring Of Phenomena Triggering a Disaster or Hazard (L2); Evaluation of Risk: Application of Remote Sensing (L1), Data from Meteorological And Other Agencies (L1), Media Reports: Governmental and Community Preparedness (L1).							
	UNIT-V	RISKASSESSMENT				6		
Dis Ris an	Disaster Risk: Concept and Elements (L1), Disaster Risk Reduction (L1), Global and National Disaster Risk Situation (L1).Techniques of Risk Assessment (L1),Global Co-Operationin Risk Assessment andWarning (L1), People's Participation in Risk Assessment. Strategies for Survival (L1)							

OPEN ENDED PROBLEMS / QUESTIONS

Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination

Course Outcomes: BLOOMS						
Upon	completion of this course the students will be able to:	Taxonomy				
CO1	Summarize basics of disaster	L1 – Remember				
CO2	Explain a critical understanding of key concepts in disaster risk reduction and humanitarian response.	L2 – Understand				
CO3	Illustrate disaster risk reduction and humanitarian response policy and practice from multiple perspectives	L2 – Understand				
CO4	Describe an understanding of standards of humanitarian response and practical relevance in specific types of disasters and conflict situations.	L2 – Understand				
CO5	Develop the strengths and weaknesses of disaster management approaches	L2 – Understand				
TEXTE	BOOKS:					
1.	GoelS.L., Disaster Administration And Management Text And Case Studies", D Publication Pvt. Ltd., New Delhi, 2009.	eep& Deep				
2.	2. Nishitha Rai, Singh AK, "Disaster Management in India: Perspectives, issues and strategies "'New Royal book Company, 2007.					
REFE	RENCE BOOKS:					
1.	Sahni, Pradeep Et.Al., "Disaster Mitigation Experiences And Reflections", Prenti India, New Delhi, 2001.	ce Hall of				

Berjond Knowledge

М	E23AC703	CONSTITUTION OF INDIA	Version: 1.0					
	(COMMON TO ALL BRANCHES)							
Pro	gramme&	M.E- VLSI DESIGN	CP	L	T	P	C	
Cour	se Objectives:		2	2	U	U	U	
1	To understand perspective.	the premises in forming the twin themes of liberty and freed	dom	from	a c	ivil ri	ights	
2	To address the	e growth of Indian opinion regarding modern Indian intellectuals	s' cor	nstitu	tiona	ıl		
3	To role and er early years of	ntitlement to civil and economic rights as well as the emergence Indian nationalism.	e of	natio	nhoc	od in	the	
4	To address the And its impact	e role of socialism in India after the commencement of the Bolsl on the initial drafting of the Indian Constitution	hevil	< Rev	oluti	on 1	917	
	UNIT-I	HISTORYOFMAKINGOFTHEINDIANCONSTITUTION			6			
Hist	ory(L1), Draftin	g Committee(L1), (Composition & Working)						
	UNIT-II	PHILOSOPHY OF THE INDIAN CONSTITUTION			6			
Prea	mble (L1), Sali	ent Features(L1).						
	UNIT-III	CONTOURSOFCONSTITUTIONALRIGHTSANDDUTIES			6			
Fund Righ (L1)	damental Rights It to Freedom of , Directive Princ	s (L1), Right to Equality (L1), Right to Freedom (L1), Right again Religion (L1), Cultural and Educational Rights (L1), Right to Cor Ciples of State Policy (L1), Fundamental Duties (L1).	nst E nstiti	xploi utiona	itatio al Re	n (L: medi	1), ies	
	UNIT-IV	ORGANS OF GOVERNANCE			6			
Parli Exec Trar	ament (L1), Co cutive (L1), Pre isfer of Judges (mposition (L1), Qualifications and Disqualifications (L1), Powers esident (L1), Governor (L1), Council of Ministers (L1), Judician (L1), Qualifications, Powers and Functions (L1).	s and ry, A	d Fun Appoi	ctior ntme	is (Li ent a	1), nd	
	UNIT-V	LOCALADMINISTRATION			6			
Dist Elec Pano leve offic	rict's Administra ted Representa chayat (L1). Ele l: Organizationa ials (L1), Impor	ation head: Role and Importance (L1), Municipalities: Introduction tive, CEO, Municipal Corporation (L1). Pachayati raj: Introduce ected officials and their roles (L1), CEO Zila Pachayat: Position al Hierarchy (Different departments) (L1), Village level:Role of E tance of grass root democracy (L1).	on, N ctior and lecte	layor (L1 role ed and	and), PF (L1) d Ap	role RI: Z . Blo point	of ila ock ed	
	UNIT-VI	ELECTIONCOMMISSION			e	5		
Elec Com	tion Commissi missioners (L1)	on: Role and Functioning (L1). Chief Election Commiss) - Institute and Bodies for the welfare of SC/ST/OBC and wome	sione n (L	r ar 1).	nd E	lecti	on	
		Total:- 45 PERIODS						
OPEN ENDED PROBLEMS /QUESTIONS								
Course specific open ended problems will be solved during the classroom teaching. Such problems can be given as assignments and evaluated as internal assessment only and not for the end semester examination								
Cour	Course Outcomes: BLOOMS							
CO1	Discuss the	f this course the students will be able to: growth of the demand for civil rights in India for the bulk of ore the arrival of Gandhi in Indian politics.	f L	2 – U	ono Inder	my stan	d	
CO2	Discuss the the concept	intellectual origins of the framework of argument that informed ualization of social reforms leading to revolution in India.	J L	2 – U	Inder	stan	d	

2.	D.D.Basu, Introduction to the Constitution of India, Lexis Nexis, 2015.					
1.	M.P.Jain, Indian Constitution Law, 7 th Edn., LexisNexis, 2014.					
REFERENCE BOOKS:						
2.	Dr.S.N.Busi, Dr.B.R.Ambedkar framing of Indian Constitution, 1 st Edition, 2015.					
1.	The Constitution of India, 1950(Bare Act), Government Publication					
TEXTBOOKS:						
CO4	Discuss the passage of the Hindu Code Bill of 1956.	L2 – Understand				
CO3	Discuss the circumstances surrounding the foundation of the Congress Socialist Party [CSP] under the leadership of Jawaharlal Nehru and the eventual failure of the proposal of direct elections through adult suffrage in the Indian Constitution.	L2 – Understand				

SALEM Beyond Knowledge

м	E23AC704	நற்றமிழ் இலக்கியம்	Version: 1.0				
	(COMMON TO ALL BRANCHES)						
Pr	ogramme & Branch	M.E- VLSI DESIGN	CP 2	L 2	Т 0	P 0	C 0
Cou	rse Objectives	:					
1	சங்க இலக்ச்	ியம் பற்றி மாணவர்களுக்கு எடுத்துரைத்தல்					
2	நீதிநூல்கள்	வாயிலாக அறக்கருத்துகளை எடுத்து கூறுதல்.					
3	சிலப்பதிகார	ம் மணிமேகலை காப்பியங்களை எடுத்துரைத்தல்.					
4	இலக்கியங்க	ளில் காணப்படும் அருள் நெறிக் கதைகளைப்பற்றி விளக்	குதவ்) .			
5	தற்காலத் த	மிழ் இலக்கியங்களை மாணவர்களுக்கு தெரியப்படுத்துதல்).				
	UNIT-I	சங்க இலக்கியம்			6		
1. த 2. д 3. д 4. Ц	மிழின் துவக்ச டிகநானூறு (82) 5றிஞ்சிப் பாட்டீ றநானூறு (95, 1	5 நூல் தொல்காப்பியம் - எழுத்து, சொல், பொருள் (L1) - இயற்கை இன்னிசை அரங்கம் (L1) டின் மலர்க்காட்சி (L1) 95) – போரை நிறுத்திய ஒளவையார் (L1)					
	UNIT-II	அறநெறித்தமிழ் 🥏 😒			6		
1.	4றநேற் வகுத ₎ கழ் (L2)]ற அறநூல்கஎ நூய்மையை வ	த திருவளளுவர - அறம வலியுறுததல, அனபுடைமை, ஒ n - இலக்கிய மருந்து - ஏலாதி, சிறுபஞ்சமூலம், திரிக(பலியுறுத்தும் நூல்) (L2)	பபுற டுகம்	ର୍	றித சாரக்	ல, ஈ கோ	കെ, ബെ
	UNIT-III	இரட்டைக்காப்பியங்கள்			6		
1. 55 2. ቻ	ண்ணகியின் ட மூக சேலை (ரட்சி- சிலப்பதிகார வழக்கு <mark>ரை காதை (L</mark> 1) இலக்கியம் மணிமேகலை - சி <mark>றைக்கோட்டம்</mark> அறக்கோட்ட	மாகி	யக	ாதை	(L1)	
	UNIT-IV	அருள்நெறித்தமிழ் SALEM			6		
1. ச 2. ந 3. த 4. த 5. பு 6. உ 7. ந 8. க 9. ஜ	 சிறுபாணாற்றுப்படை - பாரி முல்லைக்கு தேர் கொடுத்தது, பேகன் மயிலுக்குப் போர்வை கொடுத்தது, அதியமான் ஔவைக்கு நெல்லிக்கனி கொடுத்தது, அரசர் பண்புகள். (L2) நற்றிணை - அன்னைக்குரிய புன்னை சிறப்பு (L2) திருமந்திரம் (617,618) இயமம் நியமம் விதிகள் (L2) தர்மசாலையை நிறுவிய வள்ளலார் (L2) புறநானூறு - சிறுவனே வள்ளலானான் (L2) அகநானூறு (4) - வண்டு (L2) தற்றிணை (11) - நண்டு (L2) கலித்தொகை (11) - யானை, புறா (L2) 						
	UNIT-V	நவீன தமிழ் இலக்கியம்			e	5	
1. ව 2. ந 3. ச 4. ශ 5. ළ 6 @	1. உரைநடைத்தமிழ் (ட1) தமிழின் முதல் புதினம் (ட1) தமிழின் முதல் சிறுகதை (ட1) கட்டுரை இலக்கியம் (ட1) பயண இலக்கியம் (ட1) நாடகம் (ட1) 2. நாட்டு விடுதலை போராட்டமும் தமிழ் இலக்கியமும் (ட1) 3. சமுதாய விடுதலையும் தமிழ் இலக்கியமும் (ட1) 4. பெண் விடுதலையும் விளிம்பு நிலையினரின் மேம்பாட்டில் தமிழ் இலக்கியமும் (ட1) 5. அறிவியல் தமிழ் (ட1) 6. இணையத்தில் தமிழ் (ட1)						

Total: 30 PERIODS

OPEN ENDED PROBLEMS /QUESTIONS							
Course Outcomes: BLOOMS							
CO1	சங்க இலக்கியம் மாணவர்கள் முழுமையாக அறிந்து பயன்பெறுதல்.	L1 - நினைவில் கொள்ளுதல்					
CO2	அறநெறி இலக்கியம் வாயிலாக வாழ்வியலுக்குத் தேவையான தூய்மைப் பணிகளை மேற்கொள்ளுதல்.	L2 - புரிந்து கொள்ளுதல்					
CO3	சிலப்பதிகாரம், மணிமேகலை காப்பியங்களில் உள்ள நீதிக்கருத்துகளை மாணவர்கள் தெரிந்துகொள்ளுதல்.	L1 - நினைவில் கொள்ளுதல்					
CO4	இலக்கியங்களில் காணப்படும் அருள்நெறிக் கதைகளைப் பற்றி விளக்குதல்	L2 - புரிந்து கொள்ளுதல்					
CO5	தற்காலத் தமிழ் இலக்கியங்களை மாணவர்கள் தெரிந்து அவற்றின் வாயிலாக பயன் அடைதல்.	L1 - நினைவில் கொள்ளுதல்					
TEXT	BOOKS: தமிழ் இலக்கிய வெளியீடுகள் புத்தகங்கள்						
1.	தமிழ் இணைய கல்விக்கழகம் (Tamil Virtual University) - www.tamilvu.org.						
2.	தமிழ் விக்கிப்பீடியா (Tamil Wikipedia) -https://ta.wikipedia.org.						
3.	தர்மபுர ஆதீன வெளியீடு. SALEM						
4.	வாழ்வியல் களஞ்சியம் – தமிழ்ப் பல்கலைக்கழகம், தஞ்சாவூர்.						
5.	தமிழ்க்கலைக்களஞ்சியம் - தமிழ் வளர்ச்சித்துறை (thamilvalarchithurai.com).						
6.	அறிவியல் களஞ்சியம் - தமிழ்ப் பல்கலைக்கழகம், தஞ்சாவூர்.						

<u>Note</u>:

Syllabus for the courses offered from 3rdSemester to4th Semester, will be added after the approval of the Board of Studies (BoS) & Academic Council (AC) in due course.